Home
last modified time | relevance | path

Searched refs:IS_ALDERLAKE_P (Results 1 – 24 of 24) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_psr.c536 if (DISPLAY_VER(dev_priv) <= 13 && !IS_ALDERLAKE_P(dev_priv)) in hsw_activate_psr2()
619 if (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14) in transcoder_has_psr2()
699 if (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14) in dc3co_is_pipe_port_compatible()
803 if (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14) in psr2_granularity_check()
1198 else if (IS_ALDERLAKE_P(dev_priv)) in intel_psr_enable_source()
1214 else if (IS_ALDERLAKE_P(dev_priv)) in intel_psr_enable_source()
1390 else if (IS_ALDERLAKE_P(dev_priv)) in intel_psr_disable_locked()
1503 return IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14 ? in man_trk_ctl_single_full_frame_bit_get()
1654 if (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14) { in psr2_man_trk_ctl_calc()
1696 (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14)) in intel_psr2_sel_fetch_pipe_alignment()
[all …]
A Dintel_tc.c61 IS_ALDERLAKE_P(i915); in intel_tc_cold_requires_aux_pw()
303 if (IS_ALDERLAKE_P(i915)) in tc_port_live_status_mask()
361 if (IS_ALDERLAKE_P(i915)) in tc_phy_status_complete()
407 if (IS_ALDERLAKE_P(i915)) in tc_phy_take_ownership()
443 if (IS_ALDERLAKE_P(i915)) in tc_phy_is_owned()
553 if (IS_ALDERLAKE_P(i915) && dig_port->tc_mode == TC_PORT_TBT_ALT) in icl_tc_phy_is_connected()
A Dintel_dmc.c860 if (IS_ALDERLAKE_P(i915)) in dmc_fallback_path()
943 } else if (IS_ALDERLAKE_P(dev_priv)) { in intel_dmc_ucode_init()
1096 str_yes_no(IS_ALDERLAKE_P(i915) || in intel_dmc_debugfs_status_show()
A Dintel_fb.c1192 return IS_ALDERLAKE_P(i915) && fb->base.modifier != DRM_FORMAT_MOD_LINEAR; in intel_fb_needs_pot_stride_remap()
1330 if (IS_ALDERLAKE_P(to_i915(fb->base.dev))) in plane_view_scanout_stride()
1524 if (view_type == I915_GTT_VIEW_REMAPPED && IS_ALDERLAKE_P(i915)) in intel_fb_view_init()
A Dintel_ddi.c315 if (IS_ALDERLAKE_P(i915) && intel_phy_is_tc(i915, phy)) { in intel_ddi_init_dp_buf_reg()
1339 if (IS_ALDERLAKE_P(dev_priv)) { in tgl_dkl_phy_set_signal_levels()
2251 if (IS_ALDERLAKE_P(i915)) in intel_ddi_splitter_pipe_mask()
2943 if (IS_ALDERLAKE_P(dev_priv) && intel_phy_is_tc(dev_priv, phy)) { in intel_enable_ddi_hdmi()
3176 if (IS_ALDERLAKE_P(dev_priv) && in intel_ddi_prepare_link_retrain()
A Dintel_display_power.c1101 if (IS_ALDERLAKE_P(dev_priv)) in gen12_dbuf_slices_config()
1115 if (IS_ALDERLAKE_P(dev_priv) || DISPLAY_VER(dev_priv) >= 14) in icl_mbus_init()
A Dicl_dsi.c365 if (IS_ALDERLAKE_S(dev_priv) || IS_ALDERLAKE_P(dev_priv)) { in gen11_dsi_program_esc_clk_div()
386 if (IS_ALDERLAKE_S(dev_priv) || IS_ALDERLAKE_P(dev_priv)) { in gen11_dsi_program_esc_clk_div()
A Dintel_bw.c634 else if (IS_ALDERLAKE_P(dev_priv)) in intel_bw_init_hw()
A Dintel_ddi_buf_trans.c1616 } else if (IS_ALDERLAKE_P(i915)) { in intel_ddi_buf_trans_init()
A Dintel_dpll_mgr.c207 if (IS_ALDERLAKE_P(i915)) in intel_tc_pll_enable_reg()
2468 IS_TIGERLAKE(i915) || IS_ALDERLAKE_S(i915) || IS_ALDERLAKE_P(i915)) && in ehl_combo_pll_div_frac_wa_needed()
4169 else if (IS_ALDERLAKE_P(dev_priv)) in intel_shared_dpll_init()
A Dintel_display_power_well.c345 if (IS_ALDERLAKE_P(dev_priv) && pg == SKL_PG1) in hsw_power_well_enable()
A Dskl_watermark.c3456 else if (IS_ALDERLAKE_P(i915)) in intel_mbus_dbox_update()
3465 } else if (IS_ALDERLAKE_P(i915)) { in intel_mbus_dbox_update()
A Dskl_universal_plane.c2204 if (DISPLAY_VER(i915) < 13 || IS_ALDERLAKE_P(i915)) in skl_get_plane_caps()
A Dintel_cdclk.c3351 } else if (IS_ALDERLAKE_P(dev_priv)) { in intel_init_cdclk_hooks()
A Dintel_display.c2056 else if (IS_ALDERLAKE_P(dev_priv) || IS_DISPLAY_VER(dev_priv, 11, 12)) in intel_phy_is_combo()
2072 else if (IS_ALDERLAKE_P(dev_priv)) in intel_phy_is_tc()
7884 } else if (IS_ALDERLAKE_P(dev_priv)) { in intel_setup_outputs()
A Dintel_bios.c2193 if (HAS_PCH_MTP(i915) || IS_ALDERLAKE_P(i915)) { in map_ddc_pin()
A Dintel_dp.c477 else if (IS_ALDERLAKE_P(dev_priv) || IS_ALDERLAKE_S(dev_priv) || in intel_dp_set_source_rates()
/linux-6.3-rc2/drivers/gpu/drm/i915/soc/
A Dintel_pch.c139 !IS_ALDERLAKE_P(dev_priv)); in intel_pch_type()
176 else if (IS_ALDERLAKE_S(dev_priv) || IS_ALDERLAKE_P(dev_priv)) in intel_virt_detect_pch()
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/uc/
A Dintel_guc_hwconfig.c97 if (IS_ALDERLAKE_P(i915) && !IS_ADLP_N(i915)) in has_table()
/linux-6.3-rc2/drivers/gpu/drm/i915/
A Di915_drv.h561 #define IS_ALDERLAKE_P(dev_priv) IS_PLATFORM(dev_priv, INTEL_ALDERLAKE_P) macro
681 (IS_ALDERLAKE_P(__i915) && \
685 (IS_ALDERLAKE_P(__i915) && \
931 #define HAS_MBUS_JOINING(i915) (IS_ALDERLAKE_P(i915) || DISPLAY_VER(i915) >= 14)
A Dintel_step.c197 } else if (IS_ALDERLAKE_P(i915)) { in intel_step_init()
A Dintel_pm.c4829 else if (IS_ALDERLAKE_P(dev_priv)) in intel_init_clock_gating_hooks()
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/
A Dintel_workarounds.c2506 if (IS_ALDERLAKE_P(i915) || IS_ALDERLAKE_S(i915) || IS_DG1(i915) || in rcs_engine_wa_init()
2521 if (IS_ALDERLAKE_P(i915) || IS_DG2(i915) || IS_ALDERLAKE_S(i915) || in rcs_engine_wa_init()
2534 if (IS_ALDERLAKE_P(i915) || IS_ALDERLAKE_S(i915) || in rcs_engine_wa_init()
2549 IS_ROCKETLAKE(i915) || IS_TIGERLAKE(i915) || IS_ALDERLAKE_P(i915)) { in rcs_engine_wa_init()
2567 IS_ALDERLAKE_S(i915) || IS_ALDERLAKE_P(i915)) { in rcs_engine_wa_init()
A Dintel_gt.c1145 IS_ALDERLAKE_P(i915))) in mmio_invalidate_full()

Completed in 158 milliseconds