Searched refs:IWL_MAX_CMD_TBS_PER_TFD (Results 1 – 4 of 4) sorted by relevance
40 const u8 *cmddata[IWL_MAX_CMD_TBS_PER_TFD]; in iwl_pcie_gen2_enqueue_hcmd()41 u16 cmdlen[IWL_MAX_CMD_TBS_PER_TFD]; in iwl_pcie_gen2_enqueue_hcmd()48 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_gen2_enqueue_hcmd()150 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_gen2_enqueue_hcmd()215 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_gen2_enqueue_hcmd()
915 const u8 *cmddata[IWL_MAX_CMD_TBS_PER_TFD]; in iwl_pcie_enqueue_hcmd()916 u16 cmdlen[IWL_MAX_CMD_TBS_PER_TFD]; in iwl_pcie_enqueue_hcmd()933 BUILD_BUG_ON(IWL_MAX_CMD_TBS_PER_TFD > IWL_NUM_OF_TBS - 1); in iwl_pcie_enqueue_hcmd()935 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_enqueue_hcmd()1047 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_enqueue_hcmd()1116 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) { in iwl_pcie_enqueue_hcmd()
164 #define IWL_MAX_CMD_TBS_PER_TFD 2 macro216 const void *data[IWL_MAX_CMD_TBS_PER_TFD];223 u16 len[IWL_MAX_CMD_TBS_PER_TFD];224 u8 dataflags[IWL_MAX_CMD_TBS_PER_TFD];
38 for (i = 0; i < IWL_MAX_CMD_TBS_PER_TFD; i++) {
Completed in 10 milliseconds