Home
last modified time | relevance | path

Searched refs:InterlaceEnable (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_structs.h112 unsigned int InterlaceEnable; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddisplay_mode_vba_util_32.h670 unsigned int InterlaceEnable,
A Ddisplay_mode_vba_util_32.c2070 myPipe[k].InterlaceEnable, in dml32_CalculateVMRowAndSwath()
2144 myPipe[k].InterlaceEnable, in dml32_CalculateVMRowAndSwath()
3205 unsigned int InterlaceEnable, in dml32_CalculateVUpdateAndDynamicMetadataParameters() argument
3234 if (InterlaceEnable == 1 && ProgressiveToInterlaceUnitInOPP == false) in dml32_CalculateVUpdateAndDynamicMetadataParameters()
3509 myPipe->InterlaceEnable, in dml32_CalculatePrefetchSchedule()
3591 …if (v->OutputFormat[k] == dm_420 || (myPipe->InterlaceEnable && myPipe->ProgressiveToInterlaceUnit… in dml32_CalculatePrefetchSchedule()
A Ddisplay_mode_vba_32.c438 …chParametersWatermarksAndPerformanceCalculation.SurfaceParameters[k].InterlaceEnable = mode_lib->v… in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
774 …eepSleepPrefetchParametersWatermarksAndPerformanceCalculation.myPipe.InterlaceEnable = mode_lib->v… in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2723 …v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.SurfParameters[k].InterlaceEnable = mode… in dml32_ModeSupportAndSystemConfigurationFull()
3271 …v->dummy_vars.dml32_ModeSupportAndSystemConfigurationFull.myPipe.InterlaceEnable = mode_lib->vba.I… in dml32_ModeSupportAndSystemConfigurationFull()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_mode_vba_30.c56 unsigned int InterlaceEnable; member
290 int InterlaceEnable,
929 myPipe->InterlaceEnable, in CalculatePrefetchSchedule()
980 if (OutputFormat == dm_420 || (myPipe->InterlaceEnable && ProgressiveToInterlaceUnitInOPP)) in CalculatePrefetchSchedule()
2445 myPipe.InterlaceEnable = v->Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3284 …long DynamicMetadataLinesBeforeActiveRequired, int InterlaceEnable, bool ProgressiveToInterlaceUni… in CalculateDynamicMetadataParameters() argument
3303 if (InterlaceEnable == 1 && ProgressiveToInterlaceUnitInOPP == false) { in CalculateDynamicMetadataParameters()
4775 myPipe.InterlaceEnable = v->Interlace[k]; in dml30_ModeSupportAndSystemConfigurationFull()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_mode_vba_31.c77 unsigned int InterlaceEnable; member
283 int InterlaceEnable,
935 myPipe->InterlaceEnable,
1009 if (OutputFormat == dm_420 || (myPipe->InterlaceEnable && myPipe->ProgressiveToInterlaceUnitInOPP))
2619 myPipe.InterlaceEnable = v->Interlace[k];
3422 int InterlaceEnable, argument
3446 if (InterlaceEnable == 1 && ProgressiveToInterlaceUnitInOPP == false) {
3708 myPipe.InterlaceEnable = v->Interlace[k];
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddisplay_mode_vba_314.c78 unsigned int InterlaceEnable; member
295 int InterlaceEnable,
957 myPipe->InterlaceEnable,
1031 if (OutputFormat == dm_420 || (myPipe->InterlaceEnable && myPipe->ProgressiveToInterlaceUnitInOPP))
2641 myPipe.InterlaceEnable = v->Interlace[k];
3532 int InterlaceEnable, argument
3556 if (InterlaceEnable == 1 && ProgressiveToInterlaceUnitInOPP == false) {
3818 myPipe.InterlaceEnable = v->Interlace[k];
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_mode_vba_21.c53 unsigned int InterlaceEnable; member
746 if (OutputFormat == dm_420 || (myPipe->InterlaceEnable && ProgressiveToInterlaceUnitInOPP)) in CalculatePrefetchSchedule()
779 if (myPipe->InterlaceEnable && !ProgressiveToInterlaceUnitInOPP) in CalculatePrefetchSchedule()
2151 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3445 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]; in CalculatePrefetchSchedulePerPlane()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_mode_vba_20.c104 bool InterlaceEnable,
487 bool InterlaceEnable, in CalculatePrefetchSchedule()
537 if (OutputFormat == dm_420 || (InterlaceEnable && ProgressiveToInterlaceUnitInOPP)) in CalculatePrefetchSchedule()
570 if (InterlaceEnable && !ProgressiveToInterlaceUnitInOPP) in CalculatePrefetchSchedule()
A Ddisplay_mode_vba_20v2.c129 bool InterlaceEnable,
579 bool InterlaceEnable, in CalculatePrefetchSchedule()
633 if (InterlaceEnable && !ProgressiveToInterlaceUnitInOPP) in CalculatePrefetchSchedule()

Completed in 99 milliseconds