Searched refs:JZ4725B_CLK_PLL_HALF (Results 1 – 3 of 3) sorted by relevance
/linux-6.3-rc2/drivers/clk/ingenic/ |
A D | jz4725b-cgu.c | 79 [JZ4725B_CLK_PLL_HALF] = { 146 .parents = { JZ4725B_CLK_PLL_HALF, -1, -1, -1 }, 153 .parents = { JZ4725B_CLK_EXT, JZ4725B_CLK_PLL_HALF, -1, -1 }, 168 .parents = { JZ4725B_CLK_PLL_HALF, -1, -1, -1 }, 174 .parents = { JZ4725B_CLK_EXT, JZ4725B_CLK_PLL_HALF, -1, -1 },
|
/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | ingenic,jz4725b-cgu.h | 12 #define JZ4725B_CLK_PLL_HALF 3 macro
|
/linux-6.3-rc2/arch/mips/boot/dts/ingenic/ |
A D | jz4725b.dtsi | 204 <&cgu JZ4725B_CLK_PLL_HALF>;
|
Completed in 4 milliseconds