Home
last modified time | relevance | path

Searched refs:L1I (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.3-rc2/arch/alpha/kernel/
A Dsetup.c1280 int L1I, L1D, L2, L3; in determine_cpu_caches() local
1287 L1I = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1289 L1I = CSHAPE(16*1024, 5, 1); in determine_cpu_caches()
1290 L1D = L1I; in determine_cpu_caches()
1311 L1I = L1D = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1326 L1I = L1D = CSHAPE(8*1024, 5, 1); in determine_cpu_caches()
1351 L1I = CSHAPE(16*1024, 6, 1); in determine_cpu_caches()
1354 L1I = CSHAPE(32*1024, 6, 2); in determine_cpu_caches()
1378 L1I = L1D = CSHAPE(64*1024, 6, 2); in determine_cpu_caches()
1392 L1I = L1D = L2 = L3 = 0; in determine_cpu_caches()
[all …]
/linux-6.3-rc2/arch/arm/kernel/
A Dperf_event_v7.c185 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
234 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
273 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_L1_ICACHE_ACCESS,
274 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
323 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV7_PERFCTR_L1_ICACHE_ACCESS,
324 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
373 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
422 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV7_PERFCTR_L1_ICACHE_REFILL,
478 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = KRAIT_PERFCTR_L1_ICACHE_MISS,
517 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = SCORPION_ICACHE_ACCESS,
[all …]
A Dperf_event_v6.c101 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV6_PERFCTR_ICACHE_MISS,
164 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV6MPCORE_PERFCTR_ICACHE_MISS,
/linux-6.3-rc2/drivers/perf/
A Driscv_pmu_sbi.c135 [C(L1I)] = {
138 C(OP_READ), C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
140 C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
144 C(OP_WRITE), C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
146 C(OP_WRITE), C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
150 C(OP_PREFETCH), C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
152 C(OP_PREFETCH), C(L1I), SBI_PMU_EVENT_TYPE_CACHE, 0}},
/linux-6.3-rc2/arch/powerpc/perf/
A De6500-pmu.c42 [C(L1I)] = {
A De500-pmu.c44 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
A Dpower10-pmu.c373 [C(L1I)] = {
474 [C(L1I)] = {
A Dgeneric-compat-pmu.c200 [ C(L1I) ] = {
A Dmpc7450-pmu.c371 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
A Dpower8-pmu.c281 [ C(L1I) ] = {
A Dpower7-pmu.c345 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
A Dppc970-pmu.c444 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
A Dpower6-pmu.c493 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
A Dpower9-pmu.c352 [ C(L1I) ] = {
A Dpower5-pmu.c573 [C(L1I)] = { /* RESULT_ACCESS RESULT_MISS */
/linux-6.3-rc2/arch/mips/kernel/
A Dperf_event_mipsxx.c1026 [C(L1I)] = {
1107 [C(L1I)] = {
1176 [C(L1I)] = {
1220 [C(L1I)] = {
1276 [C(L1I)] = {
1340 [C(L1I)] = {
1393 [C(L1I)] = {
1444 [C(L1I)] = {
/linux-6.3-rc2/arch/x86/events/intel/
A Dp6.c42 [ C(L1I ) ] = {
A Dknc.c45 [ C(L1I ) ] = {
A Dcore.c480 [ C(L1I ) ] = {
631 [ C(L1I ) ] = {
859 [ C(L1I ) ] = {
1015 [ C(L1I ) ] = {
1167 [ C(L1I ) ] = {
1350 [ C(L1I ) ] = {
1465 [ C(L1I ) ] = {
1556 [ C(L1I ) ] = {
1707 [ C(L1I ) ] = {
1841 [C(L1I)] = {
[all …]
/linux-6.3-rc2/arch/sh/kernel/cpu/sh4/
A Dperf_event.c106 [ C(L1I) ] = {
/linux-6.3-rc2/arch/sh/kernel/cpu/sh4a/
A Dperf_event.c131 [ C(L1I) ] = {
/linux-6.3-rc2/arch/x86/events/zhaoxin/
A Dcore.c65 [C(L1I)] = {
169 [C(L1I)] = {
/linux-6.3-rc2/arch/arm64/kernel/
A Dperf_event.c63 [C(L1I)][C(OP_READ)][C(RESULT_ACCESS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE,
64 [C(L1I)][C(OP_READ)][C(RESULT_MISS)] = ARMV8_PMUV3_PERFCTR_L1I_CACHE_REFILL,
128 [C(L1I)][C(OP_PREFETCH)][C(RESULT_ACCESS)] = ARMV8_THUNDER_PERFCTR_L1I_CACHE_PREF_ACCESS,
129 [C(L1I)][C(OP_PREFETCH)][C(RESULT_MISS)] = ARMV8_THUNDER_PERFCTR_L1I_CACHE_PREF_MISS,
/linux-6.3-rc2/arch/sparc/kernel/
A Dperf_event.c235 [C(L1I)] = {
373 [C(L1I)] = {
508 [C(L1I)] = {
645 [C(L1I)] = {
/linux-6.3-rc2/arch/xtensa/kernel/
A Dperf_event.c84 [C(L1I)] = {

Completed in 45 milliseconds

12