Home
last modified time | relevance | path

Searched refs:LC_LINK_WIDTH_RD_MASK (Results 1 – 11 of 11) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Drv770d.h953 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dnid.h1102 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dsid.h1509 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dcikd.h370 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Drv770.c2061 lanes = (link_width_cntl & LC_LINK_WIDTH_RD_MASK) >> LC_LINK_WIDTH_RD_SHIFT; in rv770_pcie_gen2_enable()
A Devergreend.h1487 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dr600d.h904 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dr600.c4529 lanes = (link_width_cntl & LC_LINK_WIDTH_RD_MASK) >> LC_LINK_WIDTH_RD_SHIFT; in r600_pcie_gen2_enable()
A Dci_dpm.c4788 link_width = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL) & LC_LINK_WIDTH_RD_MASK; in ci_get_current_pcie_lane_number()
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dsid.h1572 # define LC_LINK_WIDTH_RD_MASK 0x70 macro
A Dsi.c1524 switch ((link_width_cntl & LC_LINK_WIDTH_RD_MASK) >> LC_LINK_WIDTH_RD_SHIFT) { in si_get_pcie_lanes()

Completed in 100 milliseconds