Home
last modified time | relevance | path

Searched refs:MC_SEQ_WR_CTL_D1 (Results 1 – 12 of 12) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Dbtcd.h112 #define MC_SEQ_WR_CTL_D1 0x28c0 macro
A Dnid.h788 #define MC_SEQ_WR_CTL_D1 0x28c0 macro
A Dbtc_dpm.c1879 case MC_SEQ_WR_CTL_D1 >> 2: in btc_check_s0_mc_reg_index()
2035 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1)); in btc_initialize_mc_reg_table()
A Dsid.h549 #define MC_SEQ_WR_CTL_D1 0x28c0 macro
A Dcikd.h662 #define MC_SEQ_WR_CTL_D1 0x28c0 macro
A Devergreend.h294 #define MC_SEQ_WR_CTL_D1 0x28c0 macro
A Dci_dpm.c4412 case MC_SEQ_WR_CTL_D1 >> 2: in ci_check_s0_mc_reg_index()
4530 case MC_SEQ_WR_CTL_D1: in ci_register_patching_mc_seq()
4611 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1)); in ci_initialize_mc_reg_table()
A Dni_dpm.c2793 case MC_SEQ_WR_CTL_D1 >> 2: in ni_check_s0_mc_reg_index()
2890 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1)); in ni_initialize_mc_reg_table()
A Dcypress_dpm.c999 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_WR_CTL_D1 >> 2; in cypress_set_mc_reg_address_table()
A Dsi_dpm.c5432 case MC_SEQ_WR_CTL_D1 >> 2: in si_check_s0_mc_reg_index()
5533 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1)); in si_initialize_mc_reg_table()
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dsid.h550 #define MC_SEQ_WR_CTL_D1 0xA30 macro
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/legacy-dpm/
A Dsi_dpm.c5925 case MC_SEQ_WR_CTL_D1: in si_check_s0_mc_reg_index()
6026 WREG32(MC_SEQ_WR_CTL_D1_LP, RREG32(MC_SEQ_WR_CTL_D1)); in si_initialize_mc_reg_table()

Completed in 117 milliseconds