Home
last modified time | relevance | path

Searched refs:MLX5_CAP_PORT_SELECTION (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/include/linux/mlx5/
A Ddevice.h1213 MLX5_CAP_PORT_SELECTION = 0x25, enumerator
1372 #define MLX5_CAP_PORT_SELECTION(mdev, cap) \ macro
1374 mdev->caps.hca[MLX5_CAP_PORT_SELECTION]->cur, cap)
1378 mdev->caps.hca[MLX5_CAP_PORT_SELECTION]->max, cap)
1389 MLX5_CAP_PORT_SELECTION(mdev, flow_table_properties_port_selection.cap)
/linux-6.3-rc2/drivers/net/ethernet/mellanox/mlx5/core/lag/
A Dmpesw.c78 !MLX5_CAP_PORT_SELECTION(dev0, port_select_flow_table) || in enable_mpesw()
A Dlag.c102 if (!MLX5_CAP_PORT_SELECTION(dev, port_select_flow_table_bypass)) in mlx5_cmd_create_lag()
438 !MLX5_CAP_PORT_SELECTION(dev0, port_select_flow_table_bypass)) in _mlx5_modify_lag()
490 if (!MLX5_CAP_PORT_SELECTION(dev0, port_select_flow_table)) { in mlx5_lag_set_port_sel_mode_roce()
514 if (MLX5_CAP_PORT_SELECTION(dev0->dev, port_select_flow_table) && in mlx5_lag_set_port_sel_mode_offloads()
/linux-6.3-rc2/drivers/net/ethernet/mellanox/mlx5/core/
A Dmain.c700 err = mlx5_core_get_caps(dev, MLX5_CAP_PORT_SELECTION); in handle_hca_cap_port_selection()
704 if (MLX5_CAP_PORT_SELECTION(dev, port_select_flow_table_bypass) || in handle_hca_cap_port_selection()
709 memcpy(set_hca_cap, dev->caps.hca[MLX5_CAP_PORT_SELECTION]->cur, in handle_hca_cap_port_selection()
1572 MLX5_CAP_PORT_SELECTION,
A Dfw.c151 err = mlx5_core_get_caps(dev, MLX5_CAP_PORT_SELECTION); in mlx5_query_hca_caps()
/linux-6.3-rc2/drivers/infiniband/hw/mlx5/
A Dmlx5_ib.h1587 MLX5_CAP_PORT_SELECTION(dev->mdev, port_select_flow_table_bypass)) in mlx5_ib_lag_should_assign_affinity()

Completed in 30 milliseconds