Home
last modified time | relevance | path

Searched refs:MTL_VPU_HOST_IF_TBU_MMUSSIDV (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/drivers/accel/ivpu/
A Divpu_hw_mtl.c557 u32 val = REGV_RD32(MTL_VPU_HOST_IF_TBU_MMUSSIDV); in ivpu_boot_tbu_mmu_enable()
560 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU0_AWMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
561 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU0_ARMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
562 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU2_AWMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
563 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU2_ARMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
565 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU0_AWMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
566 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU0_ARMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
567 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU1_AWMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
568 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU1_ARMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
569 val = REG_SET_FLD(MTL_VPU_HOST_IF_TBU_MMUSSIDV, TBU2_AWMMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
[all …]
A Divpu_hw_mtl_reg.h236 #define MTL_VPU_HOST_IF_TBU_MMUSSIDV 0x00360004u macro

Completed in 5 milliseconds