Home
last modified time | relevance | path

Searched refs:MTL_VPU_HOST_SS_CPR_CLK_SET (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/drivers/accel/ivpu/
A Divpu_hw_mtl.c286 u32 val = REGV_RD32(MTL_VPU_HOST_SS_CPR_CLK_SET); in ivpu_boot_host_ss_clk_drive()
289 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, TOP_NOC, val); in ivpu_boot_host_ss_clk_drive()
290 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, DSS_MAS, val); in ivpu_boot_host_ss_clk_drive()
291 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, MSS_MAS, val); in ivpu_boot_host_ss_clk_drive()
293 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, TOP_NOC, val); in ivpu_boot_host_ss_clk_drive()
294 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, DSS_MAS, val); in ivpu_boot_host_ss_clk_drive()
295 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_CLK_SET, MSS_MAS, val); in ivpu_boot_host_ss_clk_drive()
298 REGV_WR32(MTL_VPU_HOST_SS_CPR_CLK_SET, val); in ivpu_boot_host_ss_clk_drive()
A Divpu_hw_mtl_reg.h83 #define MTL_VPU_HOST_SS_CPR_CLK_SET 0x00000084u macro

Completed in 6 milliseconds