Home
last modified time | relevance | path

Searched refs:MTL_VPU_HOST_SS_CPR_RST_SET (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/drivers/accel/ivpu/
A Divpu_hw_mtl.c269 u32 val = REGV_RD32(MTL_VPU_HOST_SS_CPR_RST_SET); in ivpu_boot_host_ss_rst_drive()
272 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, TOP_NOC, val); in ivpu_boot_host_ss_rst_drive()
273 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, DSS_MAS, val); in ivpu_boot_host_ss_rst_drive()
274 val = REG_SET_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, MSS_MAS, val); in ivpu_boot_host_ss_rst_drive()
276 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, TOP_NOC, val); in ivpu_boot_host_ss_rst_drive()
277 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, DSS_MAS, val); in ivpu_boot_host_ss_rst_drive()
278 val = REG_CLR_FLD(MTL_VPU_HOST_SS_CPR_RST_SET, MSS_MAS, val); in ivpu_boot_host_ss_rst_drive()
281 REGV_WR32(MTL_VPU_HOST_SS_CPR_RST_SET, val); in ivpu_boot_host_ss_rst_drive()
A Divpu_hw_mtl_reg.h88 #define MTL_VPU_HOST_SS_CPR_RST_SET 0x00000094u macro

Completed in 7 milliseconds