Searched refs:MUSB_TXCSR_DMAENAB (Results 1 – 7 of 7) sorted by relevance
240 csr &= ~(MUSB_TXCSR_AUTOSET | MUSB_TXCSR_DMAENAB); in dma_channel_abort()356 txcsr &= ~(MUSB_TXCSR_DMAENAB in dma_controller_irq()361 txcsr |= MUSB_TXCSR_DMAENAB; in dma_controller_irq()
170 txcsr |= MUSB_TXCSR_DMAENAB | MUSB_TXCSR_H_WZC_BITS; in musb_h_tx_dma_start()581 csr |= MUSB_TXCSR_DMAMODE | MUSB_TXCSR_DMAENAB; in musb_tx_dma_set_mode_mentor()598 csr |= MUSB_TXCSR_DMAENAB; /* against programmer's guide */ in musb_tx_dma_set_mode_mentor()652 csr &= ~(MUSB_TXCSR_AUTOSET | MUSB_TXCSR_DMAENAB); in musb_tx_dma_program()691 csr &= ~MUSB_TXCSR_DMAENAB; in musb_ep_program()743 | MUSB_TXCSR_DMAENAB in musb_ep_program()1269 | MUSB_TXCSR_DMAENAB in musb_host_tx()1318 tx_csr &= ~(MUSB_TXCSR_DMAENAB | in musb_host_tx()1412 } else if (tx_csr & MUSB_TXCSR_DMAENAB) { in musb_host_tx()2339 | MUSB_TXCSR_DMAENAB in musb_cleanup_urb()
302 | MUSB_TXCSR_DMAENAB); in txstate()306 csr |= (MUSB_TXCSR_DMAENAB | in txstate()310 csr |= (MUSB_TXCSR_DMAENAB in txstate()336 csr |= MUSB_TXCSR_DMAENAB | MUSB_TXCSR_DMAMODE | in txstate()365 csr &= ~MUSB_TXCSR_DMAENAB; in txstate()458 if (dma && (csr & MUSB_TXCSR_DMAENAB)) { in musb_g_tx()460 csr &= ~(MUSB_TXCSR_DMAENAB | MUSB_TXCSR_P_UNDERRUN | in musb_g_tx()
129 #define MUSB_TXCSR_DMAENAB 0x1000 macro
222 MUSB_TXCSR_DMAENAB | in ux500_dma_channel_abort()
329 csr |= (MUSB_TXCSR_AUTOSET | MUSB_TXCSR_DMAENAB in tusb_omap_dma_program()
593 csr &= ~MUSB_TXCSR_DMAENAB; in cppi41_dma_channel_abort()
Completed in 29 milliseconds