Home
last modified time | relevance | path

Searched refs:PCLK_GPIO0 (Results 1 – 25 of 34) sorted by relevance

12

/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3036-cru.h60 #define PCLK_GPIO0 320 macro
A Drk3188-cru-common.h93 #define PCLK_GPIO0 341 macro
A Drk3128-cru.h93 #define PCLK_GPIO0 320 macro
A Drk3228-cru.h93 #define PCLK_GPIO0 320 macro
A Drk3288-cru.h112 #define PCLK_GPIO0 320 macro
A Drk3308-cru.h194 #define PCLK_GPIO0 215 macro
A Drk3328-cru.h131 #define PCLK_GPIO0 200 macro
A Drk3368-cru.h107 #define PCLK_GPIO0 320 macro
A Drockchip,rv1126-cru.h51 #define PCLK_GPIO0 38 macro
A Drockchip,rk3588-cru.h640 #define PCLK_GPIO0 625 macro
A Drk3568-cru.h59 #define PCLK_GPIO0 46 macro
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3036.c423 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
A Dclk-rk3128.c520 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
A Dclk-rk3228.c609 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 8, GFLAGS),
A Dclk-rk3188.c498 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
A Dclk-rk3328.c779 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 7, GFLAGS),
A Dclk-rk3368.c828 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3368_CLKGATE_CON(23), 4, GFLAGS),
A Dclk-rk3288.c781 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3288_CLKGATE_CON(17), 4, GFLAGS),
A Dclk-rk3308.c882 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 12, GFLAGS),
A Dclk-rv1126.c332 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pdpmu", 0,
/linux-6.3-rc2/arch/arm/boot/dts/
A Drv1126.dtsi434 clocks = <&pmucru PCLK_GPIO0>, <&pmucru DBCLK_GPIO0>;
A Drk3188.dtsi231 clocks = <&cru PCLK_GPIO0>;
A Drk3066a.dtsi280 clocks = <&cru PCLK_GPIO0>;
A Drk3036.dtsi582 clocks = <&cru PCLK_GPIO0>;
A Drk3128.dtsi477 clocks = <&cru PCLK_GPIO0>;

Completed in 49 milliseconds

12