Home
last modified time | relevance | path

Searched refs:PCLK_TIMER (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.3-rc2/Documentation/devicetree/bindings/timer/
A Drockchip,rk-timer.yaml63 clocks = <&cru PCLK_TIMER>, <&xin24m>;
/linux-6.3-rc2/arch/arm/boot/dts/
A Drk3128.dtsi236 clocks = <&cru PCLK_TIMER>, <&xin24m>;
244 clocks = <&cru PCLK_TIMER>, <&xin24m>;
252 clocks = <&cru PCLK_TIMER>, <&xin24m>;
260 clocks = <&cru PCLK_TIMER>, <&xin24m>;
268 clocks = <&cru PCLK_TIMER>, <&xin24m>;
276 clocks = <&cru PCLK_TIMER>, <&xin24m>;
A Drv1126.dtsi331 clocks = <&cru PCLK_TIMER>, <&cru CLK_TIMER0>;
A Drk3036.dtsi419 clocks = <&cru PCLK_TIMER>, <&xin24m>;
A Drv1108.dtsi296 clocks = <&cru PCLK_TIMER>, <&xin24m>;
/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3036-cru.h72 #define PCLK_TIMER 353 macro
A Drk3128-cru.h113 #define PCLK_TIMER 353 macro
A Drk3228-cru.h112 #define PCLK_TIMER 353 macro
A Drv1108-cru.h121 #define PCLK_TIMER 270 macro
A Dpx30-cru.h168 #define PCLK_TIMER 345 macro
A Drk3288-cru.h145 #define PCLK_TIMER 353 macro
A Drk3308-cru.h191 #define PCLK_TIMER 212 macro
A Drk3328-cru.h146 #define PCLK_TIMER 215 macro
A Drockchip,rv1126-cru.h328 #define PCLK_TIMER 267 macro
A Drockchip,rk3588-cru.h234 #define PCLK_TIMER 219 macro
A Drk3568-cru.h427 #define PCLK_TIMER 364 macro
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3036.c413 GATE(PCLK_TIMER, "pclk_timer", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 7, GFLAGS),
A Dclk-rk3128.c519 GATE(PCLK_TIMER, "pclk_timer", "pclk_peri", CLK_IGNORE_UNUSED, RK2928_CLKGATE_CON(7), 7, GFLAGS),
A Dclk-rk3228.c605 GATE(PCLK_TIMER, "pclk_timer0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 4, GFLAGS),
A Dclk-rk3328.c775 GATE(PCLK_TIMER, "pclk_timer0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 3, GFLAGS),
A Dclk-rv1108.c559 GATE(PCLK_TIMER, "pclk_timer", "pclk_bus_pre", CLK_IGNORE_UNUSED,
A Dclk-rk3288.c684 GATE(PCLK_TIMER, "pclk_timer", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 1, GFLAGS),
A Dclk-px30.c862 GATE(PCLK_TIMER, "pclk_timer", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 5, GFLAGS),
A Dclk-rk3308.c880 GATE(PCLK_TIMER, "pclk_timer", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 9, GFLAGS),
A Dclk-rv1126.c570 GATE(PCLK_TIMER, "pclk_timer", "pclk_pdbus", 0,

Completed in 44 milliseconds

12