Home
last modified time | relevance | path

Searched refs:PCLK_UART0 (Results 1 – 25 of 47) sorted by relevance

12

/linux-6.3-rc2/Documentation/devicetree/bindings/clock/
A Dsamsung,s3c64xx-clock.txt74 clocks = <&clock PCLK_UART0>, <&clocks PCLK_UART0>,
/linux-6.3-rc2/Documentation/devicetree/bindings/serial/
A Dsamsung_uart.yaml142 clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>,
/linux-6.3-rc2/arch/arm/boot/dts/
A Ds3c64xx.dtsi123 clocks = <&clocks PCLK_UART0>, <&clocks PCLK_UART0>,
A Drk3xxx.dtsi110 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
A Drv1126.dtsi240 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
/linux-6.3-rc2/include/dt-bindings/clock/
A Dsamsung,s3c64xx-clock.h88 #define PCLK_UART0 73 macro
A Drk3036-cru.h68 #define PCLK_UART0 341 macro
A Dexynos7-clk.h78 #define PCLK_UART0 1 macro
A Drk3188-cru-common.h84 #define PCLK_UART0 332 macro
A Drk3128-cru.h108 #define PCLK_UART0 341 macro
A Drk3228-cru.h107 #define PCLK_UART0 341 macro
A Drv1108-cru.h116 #define PCLK_UART0 265 macro
A Drk3288-cru.h133 #define PCLK_UART0 341 macro
A Drk3308-cru.h176 #define PCLK_UART0 197 macro
A Drk3328-cru.h141 #define PCLK_UART0 210 macro
A Drk3368-cru.h125 #define PCLK_UART0 341 macro
A Drockchip,rv1126-cru.h312 #define PCLK_UART0 250 macro
A Drk3399-cru.h247 #define PCLK_UART0 352 macro
A Drockchip,rk3588-cru.h683 #define PCLK_UART0 668 macro
A Drk3568-cru.h57 #define PCLK_UART0 44 macro
/linux-6.3-rc2/drivers/clk/samsung/
A Dclk-s3c64xx.c244 GATE_BUS(PCLK_UART0, "pclk_uart0", "pclk", PCLK_GATE, 1),
349 ALIAS(PCLK_UART0, "s3c6400-uart.0", "uart"),
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3188.c652 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
743 GATE(PCLK_UART0, "pclk_uart0", "hclk_ahb2apb", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
A Dclk-rk3036.c417 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
A Dclk-rk3128.c508 GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 0, GFLAGS),
A Dclk-rk3228.c613 GATE(PCLK_UART0, "pclk_uart0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 12, GFLAGS),

Completed in 44 milliseconds

12