Searched refs:PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER (Results 1 – 3 of 3) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A D	exynos7-clk.h	136 #define PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER 6 macro
/linux-6.3-rc2/drivers/clk/samsung/
A D	clk-exynos7.c	951 GATE(PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER,
/linux-6.3-rc2/arch/arm64/boot/dts/exynos/
A D	exynos7.dtsi	686 <&clock_fsys0 PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER>,

Completed in 7 milliseconds

Last Index update Sun Aug 20 00:18:20 CST 2023