| /linux-6.3-rc2/arch/arm64/boot/dts/rockchip/ |
| A D | rk3566-anbernic-rg353x.dtsi | 19 assigned-clocks = <&cru PLL_GPLL>, <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
| A D | rk3566-anbernic-rg503.dts | 108 assigned-clocks = <&cru PLL_GPLL>, <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
|
| A D | rk3399-gru-scarlet.dtsi | 369 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| /linux-6.3-rc2/include/dt-bindings/clock/ |
| A D | rk3036-cru.h | 13 #define PLL_GPLL 3 macro
|
| A D | rk3188-cru-common.h | 14 #define PLL_GPLL 4 macro
|
| A D | rk3128-cru.h | 14 #define PLL_GPLL 4 macro
|
| A D | rk3228-cru.h | 14 #define PLL_GPLL 4 macro
|
| A D | rv1108-cru.h | 13 #define PLL_GPLL 2 macro
|
| A D | px30-cru.h | 182 #define PLL_GPLL 1 macro
|
| A D | rk3288-cru.h | 14 #define PLL_GPLL 4 macro
|
| A D | rk3328-cru.h | 14 #define PLL_GPLL 4 macro
|
| A D | rk3368-cru.h | 14 #define PLL_GPLL 5 macro
|
| A D | rockchip,rv1126-cru.h | 13 #define PLL_GPLL 1 macro
|
| A D | rk3399-cru.h | 15 #define PLL_GPLL 5 macro
|
| A D | rockchip,rk3588-cru.h | 21 #define PLL_GPLL 6 macro
|
| A D | rk3568-cru.h | 73 #define PLL_GPLL 4 macro
|
| /linux-6.3-rc2/Documentation/devicetree/bindings/clock/ |
| A D | rockchip,px30-cru.yaml | 114 clocks = <&xin24m>, <&pmucru PLL_GPLL>;
|
| /linux-6.3-rc2/drivers/clk/rockchip/ |
| A D | clk-rk3188.c | 222 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
233 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| A D | clk-rk3036.c | 141 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| A D | clk-rk3128.c | 165 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
|
| A D | clk-rk3228.c | 175 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
|
| A D | clk-rk3328.c | 224 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
|
| A D | clk-rv1108.c | 158 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),
|
| A D | clk-rk3368.c | 138 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3368_PLL_CON(16),
|
| /linux-6.3-rc2/arch/arm/boot/dts/ |
| A D | rk3188-bqedison2qc.dts | 227 assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|