Home
last modified time | relevance | path

Searched refs:PLL_VPLL (Results 1 – 20 of 20) sorted by relevance

/linux-6.3-rc2/arch/arm64/boot/dts/rockchip/
A Drk3566-anbernic-rg353x.dtsi19 assigned-clocks = <&cru PLL_GPLL>, <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
A Drk3566-anbernic-rg503.dts108 assigned-clocks = <&cru PLL_GPLL>, <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
A Drk3566-radxa-cm3-io.dts259 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-box-demo.dts469 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-lubancat-1.dts582 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-roc-pc.dts688 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-soquartz.dtsi678 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3568-evb1-v10.dts679 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3568-lubancat-2.dts682 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-quartz64-b.dts726 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3568-odroid-m1.dts731 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3568-bpi-r2-pro.dts842 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-anbernic-rgxx3.dtsi773 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3568-rock-3a.dts845 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3566-quartz64-a.dts826 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
A Drk3399.dtsi1932 <&cru PLL_VPLL>;
/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3399-cru.h17 #define PLL_VPLL 7 macro
A Drk3568-cru.h74 #define PLL_VPLL 5 macro
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3399.c231 [vpll] = PLL(pll_rk3399, PLL_VPLL, "vpll", mux_pll_p, 0, RK3399_PLL_CON(48),
A Dclk-rk3568.c336 [vpll] = PLL(pll_rk3328, PLL_VPLL, "vpll", mux_pll_p,

Completed in 48 milliseconds