Home
last modified time | relevance | path

Searched refs:QCA953X_PLL_DDR_CONFIG_REG (Results 1 – 2 of 2) sorted by relevance

/linux-6.3-rc2/arch/mips/ath79/
A Dclock.c382 pll = __raw_readl(pll_base + QCA953X_PLL_DDR_CONFIG_REG); in qca953x_clocks_init()
/linux-6.3-rc2/arch/mips/include/asm/mach-ath79/
A Dar71xx_regs.h353 #define QCA953X_PLL_DDR_CONFIG_REG 0x04 macro

Completed in 12 milliseconds