Home
last modified time | relevance | path

Searched refs:REGISTER_STRIDE (Results 1 – 4 of 4) sorted by relevance

/linux-6.3-rc2/drivers/gpu/host1x/hw/
A Dhw_host1x01_sync.h42 #define REGISTER_STRIDE 4 macro
46 return 0x400 + id * REGISTER_STRIDE; in host1x_sync_syncpt_r()
52 return 0x40 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_cpu0_int_status_r()
58 return 0x60 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_disable_r()
64 return 0x68 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
70 return 0x80 + channel * REGISTER_STRIDE; in host1x_sync_cf_setup_r()
118 return 0x340 + id * REGISTER_STRIDE; in host1x_sync_mlock_owner_r()
142 return 0x500 + id * REGISTER_STRIDE; in host1x_sync_syncpt_int_thresh_r()
148 return 0x600 + id * REGISTER_STRIDE; in host1x_sync_syncpt_base_r()
154 return 0x700 + id * REGISTER_STRIDE; in host1x_sync_syncpt_cpu_incr_r()
[all …]
A Dhw_host1x04_sync.h42 #define REGISTER_STRIDE 4 macro
46 return 0xf80 + id * REGISTER_STRIDE; in host1x_sync_syncpt_r()
52 return 0xe80 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_cpu0_int_status_r()
58 return 0xf00 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_disable_r()
64 return 0xf20 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
70 return 0xc00 + channel * REGISTER_STRIDE; in host1x_sync_cf_setup_r()
118 return 0x340 + id * REGISTER_STRIDE; in host1x_sync_mlock_owner_r()
142 return 0x1380 + id * REGISTER_STRIDE; in host1x_sync_syncpt_int_thresh_r()
148 return 0x600 + id * REGISTER_STRIDE; in host1x_sync_syncpt_base_r()
154 return 0xf60 + id * REGISTER_STRIDE; in host1x_sync_syncpt_cpu_incr_r()
[all …]
A Dhw_host1x05_sync.h42 #define REGISTER_STRIDE 4 macro
46 return 0xf80 + id * REGISTER_STRIDE; in host1x_sync_syncpt_r()
52 return 0xe80 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_cpu0_int_status_r()
58 return 0xf00 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_disable_r()
64 return 0xf20 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
70 return 0xc00 + channel * REGISTER_STRIDE; in host1x_sync_cf_setup_r()
118 return 0x340 + id * REGISTER_STRIDE; in host1x_sync_mlock_owner_r()
142 return 0x1380 + id * REGISTER_STRIDE; in host1x_sync_syncpt_int_thresh_r()
148 return 0x600 + id * REGISTER_STRIDE; in host1x_sync_syncpt_base_r()
154 return 0xf60 + id * REGISTER_STRIDE; in host1x_sync_syncpt_cpu_incr_r()
[all …]
A Dhw_host1x02_sync.h42 #define REGISTER_STRIDE 4 macro
46 return 0x400 + id * REGISTER_STRIDE; in host1x_sync_syncpt_r()
52 return 0x40 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_cpu0_int_status_r()
58 return 0x60 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_disable_r()
64 return 0x68 + id * REGISTER_STRIDE; in host1x_sync_syncpt_thresh_int_enable_cpu0_r()
70 return 0x80 + channel * REGISTER_STRIDE; in host1x_sync_cf_setup_r()
118 return 0x340 + id * REGISTER_STRIDE; in host1x_sync_mlock_owner_r()
142 return 0x500 + id * REGISTER_STRIDE; in host1x_sync_syncpt_int_thresh_r()
148 return 0x600 + id * REGISTER_STRIDE; in host1x_sync_syncpt_base_r()
154 return 0x700 + id * REGISTER_STRIDE; in host1x_sync_syncpt_cpu_incr_r()
[all …]

Completed in 9 milliseconds