Home
last modified time | relevance | path

Searched refs:REGV_WR32 (Results 1 – 3 of 3) sorted by relevance

/linux-6.3-rc2/drivers/accel/ivpu/
A Divpu_hw_mtl.c264 REGV_WR32(MTL_VPU_HOST_SS_CPR_RST_CLR, val); in ivpu_boot_host_ss_rst_clr_assert()
281 REGV_WR32(MTL_VPU_HOST_SS_CPR_RST_SET, val); in ivpu_boot_host_ss_rst_drive()
298 REGV_WR32(MTL_VPU_HOST_SS_CPR_CLK_SET, val); in ivpu_boot_host_ss_clk_drive()
386 REGV_WR32(MTL_VPU_HOST_SS_NOC_QREQN, val); in ivpu_boot_host_ss_axi_drive()
424 REGV_WR32(MTL_VPU_TOP_NOC_QREQN, val); in ivpu_boot_host_ss_top_noc_drive()
492 REGV_WR32(MTL_VPU_HOST_SS_AON_PWR_ISO_EN0, val); in ivpu_boot_pwr_island_isolation_drive()
504 REGV_WR32(MTL_VPU_HOST_SS_AON_DPU_ACTIVE, val); in ivpu_boot_dpu_active_drive()
575 REGV_WR32(MTL_VPU_HOST_IF_TBU_MMUSSIDV, val); in ivpu_boot_tbu_mmu_enable()
839 REGV_WR32(MTL_VPU_CPU_SS_TIM_WDOG_EN, 0); in ivpu_hw_mtl_wdt_disable()
844 REGV_WR32(MTL_VPU_CPU_SS_TIM_GEN_CONFIG, val); in ivpu_hw_mtl_wdt_disable()
[all …]
A Divpu_mmu.c375 REGV_WR32(reg, val); in ivpu_mmu_reg_write()
440 REGV_WR32(MTL_VPU_HOST_MMU_CMDQ_PROD, q->prod); in ivpu_mmu_cmdq_sync()
498 REGV_WR32(MTL_VPU_HOST_MMU_CR1, val); in ivpu_mmu_reset()
501 REGV_WR32(MTL_VPU_HOST_MMU_STRTAB_BASE_CFG, mmu->strtab.base_cfg); in ivpu_mmu_reset()
504 REGV_WR32(MTL_VPU_HOST_MMU_CMDQ_PROD, 0); in ivpu_mmu_reset()
505 REGV_WR32(MTL_VPU_HOST_MMU_CMDQ_CONS, 0); in ivpu_mmu_reset()
525 REGV_WR32(MTL_VPU_HOST_MMU_EVTQ_PROD_SEC, 0); in ivpu_mmu_reset()
526 REGV_WR32(MTL_VPU_HOST_MMU_EVTQ_CONS_SEC, 0); in ivpu_mmu_reset()
811 REGV_WR32(MTL_VPU_HOST_MMU_EVTQ_CONS_SEC, evtq->cons); in ivpu_mmu_get_event()
872 REGV_WR32(MTL_VPU_HOST_MMU_GERRORN, gerror_val); in ivpu_mmu_irq_gerr_handler()
A Divpu_hw_reg_io.h27 #define REGV_WR32(reg, val) ivpu_hw_reg_wr32(vdev, vdev->regv, (reg), (val), #reg, __func__) macro

Completed in 9 milliseconds