/linux-6.3-rc2/arch/arm64/boot/dts/rockchip/ |
A D | rk3588-pinctrl.dtsi | 47 <2 RK_PB0 3 &pcfg_pull_up_drv_level_2>, 103 <2 RK_PB0 1 &pcfg_pull_none>, 256 <2 RK_PB0 9 &pcfg_pull_none_smt>, 357 <2 RK_PB0 2 &pcfg_pull_none>, 463 <2 RK_PB0 10 &pcfg_pull_none>;
|
A D | rk3328-roc-pc.dts | 40 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>; 67 rockchip,pins = <3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
|
A D | rk3568-pinctrl.dtsi | 27 <1 RK_PB0 5 &pcfg_pull_none>, 146 <3 RK_PB0 2 &pcfg_pull_none>, 180 <4 RK_PB0 1 &pcfg_pull_none>; 311 <0 RK_PB0 1 &pcfg_pull_none>; 318 <0 RK_PB0 2 &pcfg_pull_none>; 345 <4 RK_PB0 2 &pcfg_pull_none>, 487 <3 RK_PB0 3 &pcfg_pull_none>; 733 <4 RK_PB0 3 &pcfg_pull_none>, 976 <1 RK_PB0 2 &pcfg_pull_none>; 990 <1 RK_PB0 1 &pcfg_pull_none>; [all …]
|
A D | rk3588s-pinctrl.dtsi | 34 <4 RK_PB0 2 &pcfg_pull_none>, 142 <4 RK_PB0 1 &pcfg_pull_none>, 254 <4 RK_PB0 7 &pcfg_pull_none>, 458 <3 RK_PB0 1 &pcfg_pull_none>, 754 <1 RK_PB0 7 &pcfg_pull_none>; 1243 <4 RK_PB0 3 &pcfg_pull_none>; 1544 <3 RK_PB0 4 &pcfg_pull_none>; 1705 <4 RK_PB0 4 &pcfg_pull_none>, 1778 <1 RK_PB0 4 &pcfg_pull_none>, 2923 <0 RK_PB0 4 &pcfg_pull_up>, [all …]
|
A D | px30-ringneck.dtsi | 32 gpios = <&gpio1 RK_PB0 GPIO_ACTIVE_HIGH>; 80 snps,reset-gpio = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>; 338 rockchip,pins = <1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
|
A D | rk3566-anbernic-rg503.dts | 47 mosi-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>; 201 <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
|
A D | rk3399-gru-bob.dts | 94 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
|
A D | rk3328.dtsi | 1282 <1 RK_PB0 1 &pcfg_pull_up>; 1333 rockchip,pins = <2 RK_PB0 1 &pcfg_pull_up>; 1381 rockchip,pins = <3 RK_PB0 3 &pcfg_pull_up>; 1490 rockchip,pins = <3 RK_PB0 6 &pcfg_pull_none>; 1494 rockchip,pins = <3 RK_PB0 4 &pcfg_pull_none>; 1509 <3 RK_PB0 RK_FUNC_GPIO &pcfg_input_high>, 1770 <1 RK_PB0 2 &pcfg_pull_none_8ma>, 1783 <0 RK_PB0 1 &pcfg_pull_none_8ma>, 1817 <1 RK_PB0 2 &pcfg_pull_none_12ma>, 1889 <3 RK_PB0 2 &pcfg_pull_none>, [all …]
|
A D | rk3308.dtsi | 937 <3 RK_PB0 2 &pcfg_pull_up_8ma>; 999 <3 RK_PB0 1 &pcfg_pull_none>; 1212 <2 RK_PB0 1 &pcfg_pull_none>; 1289 <1 RK_PB0 2 &pcfg_pull_none>; 1383 <1 RK_PB0 3 &pcfg_pull_none>; 1533 <2 RK_PB0 2 &pcfg_pull_none>; 1538 <2 RK_PB0 2 &pcfg_pull_down>; 1863 <4 RK_PB0 1 &pcfg_pull_up>;
|
A D | rk3399.dtsi | 2292 <3 RK_PB0 1 &pcfg_pull_none>, 2324 <3 RK_PB0 1 &pcfg_pull_none>, 2395 <2 RK_PB0 2 &pcfg_pull_none>, 2519 <4 RK_PB0 1 &pcfg_pull_up>; 2524 <4 RK_PB0 1 &pcfg_pull_up>, 2547 <0 RK_PB0 1 &pcfg_pull_up>; 2584 <3 RK_PB0 2 &pcfg_pull_up>; 2611 <1 RK_PB0 2 &pcfg_pull_up>; 2704 <0 RK_PB0 3 &pcfg_pull_none>; 2747 <4 RK_PB0 2 &pcfg_pull_up>, [all …]
|
A D | rk3326-odroid-go3.dts | 21 <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
|
A D | rk3368.dtsi | 1090 <3 RK_PB0 1 &pcfg_pull_none_12ma>, 1108 <3 RK_PB0 1 &pcfg_pull_none_12ma>, 1176 rockchip,pins = <3 RK_PB0 2 &pcfg_pull_none>; 1182 rockchip,pins = <0 RK_PB0 2 &pcfg_pull_none>; 1254 <2 RK_PB0 1 &pcfg_pull_up>;
|
/linux-6.3-rc2/arch/arm/boot/dts/ |
A D | rk3288-firefly-reload-core.dtsi | 61 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; 241 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; 245 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
|
A D | rk3288-veyron-chromebook.dtsi | 25 gpios = <&gpio0 RK_PB0 GPIO_ACTIVE_HIGH>; 147 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
|
A D | rk3288-veyron-fievel.dts | 98 snps,reset-gpio = <&gpio4 RK_PB0 0>; 467 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>; 475 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
|
A D | rk3288-miqi.dts | 120 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; 333 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; 337 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
|
A D | rk3128.dtsi | 567 rockchip,pins = <2 RK_PB0 3 &pcfg_pull_default>, 585 rockchip,pins = <2 RK_PB0 3 &pcfg_pull_default>, 643 rockchip,pins = <0 RK_PB0 1 &pcfg_pull_none>, 663 rockchip,pins = <2 RK_PB0 1 &pcfg_pull_none>; 815 rockchip,pins = <1 RK_PB0 1 &pcfg_pull_default>; 893 rockchip,pins = <1 RK_PB0 2 &pcfg_pull_none>;
|
A D | rk3288-rock2-som.dtsi | 70 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; 240 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
|
A D | rk3288-firefly.dtsi | 191 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; 410 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>; 414 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
|
A D | rk3188.dtsi | 391 <2 RK_PB0 1 &pcfg_pull_none>, 502 rockchip,pins = <1 RK_PB0 1 &pcfg_pull_up>, 533 rockchip,pins = <3 RK_PB0 1 &pcfg_pull_none>;
|
A D | rk3288-vyasa.dts | 163 snps,reset-gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_LOW>; 468 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_output_high>;
|
A D | rk322x.dtsi | 1090 <2 RK_PB0 1 &pcfg_pull_none>; 1102 <2 RK_PB0 1 &pcfg_pull_none>, 1108 <2 RK_PB0 2 &pcfg_pull_none>; 1193 rockchip,pins = <0 RK_PB0 1 &pcfg_pull_none>, 1267 rockchip,pins = <1 RK_PB0 1 &pcfg_pull_none>;
|
A D | rk3066a.dtsi | 539 rockchip,pins = <1 RK_PB0 1 &pcfg_pull_default>, 562 rockchip,pins = <3 RK_PB0 1 &pcfg_pull_default>; 621 <0 RK_PB0 1 &pcfg_pull_default>,
|
/linux-6.3-rc2/include/dt-bindings/pinctrl/ |
A D | rockchip.h | 20 #define RK_PB0 8 macro
|
/linux-6.3-rc2/drivers/pinctrl/ |
A D | pinctrl-rockchip.c | 693 RK_MUXROUTE_SAME(3, RK_PB0, 3, 0x184, BIT(16 + 7) | BIT(7)), /* cif-d5m1 */ 706 RK_MUXROUTE_SAME(2, RK_PB0, 1, 0x184, BIT(16 + 7)), /* cif-vsyncm0 */ 734 RK_MUXROUTE_GRF(3, RK_PB0, 3, 0x10260, WRITE_MASK_VAL(0, 0, 1)), /* I2S0_MCLK_M1 */ 757 RK_MUXROUTE_GRF(3, RK_PB0, 5, 0x10264, WRITE_MASK_VAL(9, 8, 1)), /* I2C5_SCL_M1 */ 794 RK_MUXROUTE_GRF(2, RK_PB0, 4, 0x10268, WRITE_MASK_VAL(15, 14, 1)), /* UART5_TX_M1 */ 807 RK_MUXROUTE_PMU(2, RK_PB0, 5, 0x0114, WRITE_MASK_VAL(6, 6, 1)), /* PWM3_IR_M1 */ 821 RK_MUXROUTE_PMU(0, RK_PB0, 1, 0x0118, WRITE_MASK_VAL(1, 0, 0)), /* SPI0_CLK_M0 */ 915 RK_MUXROUTE_SAME(4, RK_PB0, 2, 0xe21c, BIT(16 + 10) | BIT(16 + 11)), /* uart2dbga_rx */ 992 RK_MUXROUTE_GRF(2, RK_PB0, 3, 0x0310, WRITE_MASK_VAL(9, 8, 0)), /* UART9 IO mux M0 */ 1009 RK_MUXROUTE_GRF(1, RK_PB0, 4, 0x0314, WRITE_MASK_VAL(3, 2, 2)), /* PCIE20 IO mux M2 */
|