Home
last modified time | relevance | path

Searched refs:SCLK_OTGPHY0 (Results 1 – 17 of 17) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3036-cru.h32 #define SCLK_OTGPHY0 93 macro
A Drk3188-cru-common.h37 #define SCLK_OTGPHY0 81 macro
A Drk3128-cru.h56 #define SCLK_OTGPHY0 142 macro
A Drk3228-cru.h65 #define SCLK_OTGPHY0 142 macro
A Drk3288-cru.h48 #define SCLK_OTGPHY0 93 macro
A Drk3368-cru.h44 #define SCLK_OTGPHY0 93 macro
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3036.c329 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin12m", CLK_IGNORE_UNUSED,
A Dclk-rk3128.c391 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin12m", 0,
A Dclk-rk3228.c461 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin24m", 0,
A Dclk-rk3188.c349 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin24m", CLK_IGNORE_UNUSED,
A Dclk-rk3368.c565 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin24m", CLK_IGNORE_UNUSED,
A Dclk-rk3288.c558 GATE(SCLK_OTGPHY0, "sclk_otgphy0", "xin24m", CLK_IGNORE_UNUSED,
/linux-6.3-rc2/arch/arm/boot/dts/
A Drk3188.dtsi657 clocks = <&cru SCLK_OTGPHY0>;
A Drk3066a.dtsi692 clocks = <&cru SCLK_OTGPHY0>;
A Drk3128.dtsi207 clocks = <&cru SCLK_OTGPHY0>;
A Drk322x.dtsi255 clocks = <&cru SCLK_OTGPHY0>;
A Drk3288.dtsi908 clocks = <&cru SCLK_OTGPHY0>;

Completed in 27 milliseconds