Home
last modified time | relevance | path

Searched refs:SCLK_PWM0 (Results 1 – 6 of 6) sorted by relevance

/linux-6.3-rc2/include/dt-bindings/clock/
A Dpx30-cru.h36 #define SCLK_PWM0 34 macro
A Drk3308-cru.h30 #define SCLK_PWM0 26 macro
/linux-6.3-rc2/arch/arm64/boot/dts/rockchip/
A Drk3308.dtsi492 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
503 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
514 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
525 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
A Dpx30.dtsi664 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
675 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
686 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
697 clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-px30.c738 COMPOSITE(SCLK_PWM0, "clk_pwm0", mux_gpll_xin24m_p, 0,
A Dclk-rk3308.c393 COMPOSITE(SCLK_PWM0, "clk_pwm0", mux_dpll_vpll0_xin24m_p, 0,

Completed in 16 milliseconds