/linux-6.3-rc2/include/dt-bindings/clock/ |
A D | rk3036-cru.h | 19 #define SCLK_SDMMC 68 macro
|
A D | rk3188-cru-common.h | 28 #define SCLK_SDMMC 72 macro
|
A D | rk3128-cru.h | 22 #define SCLK_SDMMC 68 macro
|
A D | rk3228-cru.h | 20 #define SCLK_SDMMC 68 macro
|
A D | rv1108-cru.h | 19 #define SCLK_SDMMC 68 macro
|
A D | px30-cru.h | 61 #define SCLK_SDMMC 59 macro
|
A D | rk3288-cru.h | 23 #define SCLK_SDMMC 68 macro
|
A D | rk3308-cru.h | 52 #define SCLK_SDMMC 48 macro
|
A D | rk3328-cru.h | 22 #define SCLK_SDMMC 33 macro
|
A D | rk3368-cru.h | 24 #define SCLK_SDMMC 68 macro
|
A D | rk3399-cru.h | 33 #define SCLK_SDMMC 76 macro
|
/linux-6.3-rc2/Documentation/devicetree/bindings/mmc/ |
A D | rockchip-dw-mshc.yaml | 116 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
|
/linux-6.3-rc2/drivers/clk/rockchip/ |
A D | clk-rk3036.c | 286 DIV(SCLK_SDMMC, "sclk_sdmmc", "sclk_sdmmc_src", 0,
|
A D | clk-rk3128.c | 319 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc0", mux_mmc_src_p, 0,
|
A D | clk-rk3228.c | 382 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0,
|
A D | clk-rk3188.c | 398 COMPOSITE_NOMUX(SCLK_SDMMC, "sclk_sdmmc", "hclk_peri", 0,
|
A D | clk-rk3328.c | 623 COMPOSITE(SCLK_SDMMC, "clk_sdmmc", mux_2plls_24m_u480m_p, 0,
|
A D | clk-rv1108.c | 715 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0,
|
A D | clk-rk3368.c | 546 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0,
|
A D | clk-rk3288.c | 526 COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0,
|
A D | clk-px30.c | 533 COMPOSITE_NODIV(SCLK_SDMMC, "clk_sdmmc", mux_sdmmc_p,
|
A D | clk-rk3308.c | 493 …COMPOSITE_NODIV(SCLK_SDMMC, "clk_sdmmc", mux_sdmmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARE…
|
/linux-6.3-rc2/arch/arm/boot/dts/ |
A D | rk3xxx.dtsi | 211 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>;
|
A D | rk3036.dtsi | 251 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>;
|
A D | rk3128.dtsi | 130 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
|