Home
last modified time | relevance | path

Searched refs:SCLK_UART2 (Results 1 – 25 of 49) sorted by relevance

12

/linux-6.3-rc2/include/dt-bindings/clock/
A Drk3036-cru.h25 #define SCLK_UART2 79 macro
A Dexynos7-clk.h97 #define SCLK_UART2 5 macro
A Ds5pv210.h195 #define SCLK_UART2 173 macro
A Drk3188-cru-common.h22 #define SCLK_UART2 66 macro
A Drk3128-cru.h27 #define SCLK_UART2 79 macro
A Drk3228-cru.h26 #define SCLK_UART2 79 macro
A Drv1108-cru.h24 #define SCLK_UART2 74 macro
A Dpx30-cru.h27 #define SCLK_UART2 25 macro
A Drk3288-cru.h34 #define SCLK_UART2 79 macro
A Drk3308-cru.h23 #define SCLK_UART2 19 macro
A Drk3328-cru.h29 #define SCLK_UART2 40 macro
A Drk3368-cru.h32 #define SCLK_UART2 79 macro
A Drockchip,rv1126-cru.h86 #define SCLK_UART2 20 macro
A Drk3399-cru.h40 #define SCLK_UART2 83 macro
A Drockchip,rk3588-cru.h190 #define SCLK_UART2 175 macro
A Drk3568-cru.h354 #define SCLK_UART2 291 macro
/linux-6.3-rc2/Documentation/devicetree/bindings/clock/
A Drockchip,rk3588-cru.yaml15 controller for SoC peripherals. For example it provides SCLK_UART2 and
/linux-6.3-rc2/drivers/clk/rockchip/
A Dclk-rk3036.c158 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
A Dclk-rk3128.c194 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
A Dclk-rk3228.c208 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
A Dclk-rk3188.c268 MUX(SCLK_UART2, "sclk_uart2", mux_sclk_uart2_p, CLK_SET_RATE_PARENT,
A Dclk-rk3328.c261 MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
/linux-6.3-rc2/drivers/clk/samsung/
A Dclk-s5pv210.c596 GATE(SCLK_UART2, "sclk_uart2", "dout_uart2", CLK_SRC_MASK0, 14,
/linux-6.3-rc2/arch/arm/boot/dts/
A Drk3xxx.dtsi424 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
A Drv1126.dtsi256 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;

Completed in 46 milliseconds

12