Home
last modified time | relevance | path

Searched refs:SDMA0_PHASE1_QUANTUM__VALUE__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/sdma0/
A Dsdma0_4_1_sh_mask.h603 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro
A Dsdma0_4_0_sh_mask.h604 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT 0x8 macro
A Dsdma0_4_2_sh_mask.h606 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro
A Dsdma0_4_2_2_sh_mask.h612 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/oss/
A Doss_2_0_sh_mask.h1020 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT 0x8 macro
A Doss_2_4_sh_mask.h1110 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT 0x8 macro
A Doss_3_0_1_sh_mask.h1130 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT 0x8 macro
A Doss_3_0_sh_mask.h1636 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT 0x8 macro
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/sdma/
A Dsdma_4_4_0_sh_mask.h299 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro
/linux-6.3-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/
A Dgc_10_1_0_sh_mask.h318 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro
A Dgc_10_3_0_sh_mask.h319 #define SDMA0_PHASE1_QUANTUM__VALUE__SHIFT macro

Completed in 880 milliseconds