Home
last modified time | relevance | path

Searched refs:SDMA1 (Results 1 – 12 of 12) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dsdma_v4_0.c103 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),
104 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_IB_CNTL, 0x800f0100, 0x00000100),
106 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_IB_CNTL, 0x800f0100, 0x00000100),
108 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_POWER_CNTL, 0x003ff000, 0x0003c000),
109 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_IB_CNTL, 0x800f0100, 0x00000100),
111 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_IB_CNTL, 0x800f0100, 0x00000100),
113 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_PAGE, 0x000003ff, 0x000003c0),
114 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_WATERMK, 0xfc000000, 0x00000000)
121 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),
188 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),
[all …]
A Damdgpu_amdkfd_arcturus.c83 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
A Damdgpu_amdkfd_gfx_v11.c136 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
A Damdgpu_amdkfd_gfx_v10.c170 SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
A Damdgpu_amdkfd_gfx_v9.c196 sdma_engine_reg_base = SOC15_REG_OFFSET(SDMA1, 0, in get_sdma_rlc_reg_offset()
A Dsoc21.c242 { SOC15_REG_ENTRY(SDMA1, 0, regSDMA1_STATUS_REG)},
A Dnv.c394 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
A Dsdma_v2_4.c281 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v2_4_ring_emit_hdp_flush()
A Dsoc15.c386 { SOC15_REG_ENTRY(SDMA1, 0, mmSDMA1_STATUS_REG)},
A Dsdma_v3_0.c455 ref_and_mask = REG_SET_FIELD(ref_and_mask, GPU_HDP_FLUSH_DONE, SDMA1, 1); in sdma_v3_0_ring_emit_hdp_flush()
/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Dcik_sdma.c179 ref_and_mask = SDMA1; in cik_sdma_hdp_flush_ring_emit()
A Dcikd.h861 #define SDMA1 (1 << 11) macro

Completed in 35 milliseconds