Home
last modified time | relevance | path

Searched refs:SET_VAL (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/drivers/net/ethernet/apm/xgene/
A Dxgene_enet_cle.c17 *reg = SET_VAL(SB_IPFRAG, frag) | in xgene_cle_sband_to_hw()
18 SET_VAL(SB_IPPROT, type) | in xgene_cle_sband_to_hw()
19 SET_VAL(SB_IPVER, ver) | in xgene_cle_sband_to_hw()
20 SET_VAL(SB_HDRLEN, len); in xgene_cle_sband_to_hw()
29 SET_VAL(IDT_FPSEL1, fpsel) | in xgene_cle_idt_to_hw()
30 SET_VAL(IDT_NFPSEL1, nfpsel); in xgene_cle_idt_to_hw()
33 SET_VAL(IDT_FPSEL, fpsel) | in xgene_cle_idt_to_hw()
34 SET_VAL(IDT_NFPSEL, nfpsel); in xgene_cle_idt_to_hw()
44 SET_VAL(CLE_DSTQIDL, dbptr->dstqid); in xgene_cle_dbptr_to_hw()
93 SET_VAL(CLE_BR_NPPTR, npp) | in xgene_cle_dn_to_hw()
[all …]
A Dxgene_enet_ring2.c18 ring_cfg[0] |= SET_VAL(X2_INTLINE, ring->id & RING_BUFNUM_MASK); in xgene_enet_ring_init()
21 ring_cfg[0] |= SET_VAL(X2_CFGCRID, 2); in xgene_enet_ring_init()
24 ring_cfg[2] |= QCOHERENT | SET_VAL(RINGADDRL, addr); in xgene_enet_ring_init()
27 ring_cfg[3] |= SET_VAL(RINGSIZE, ring->cfgsize) in xgene_enet_ring_init()
29 | SET_VAL(RINGADDRH, addr); in xgene_enet_ring_init()
30 ring_cfg[4] |= SET_VAL(X2_SELTHRSH, 1); in xgene_enet_ring_init()
42 ring_cfg[4] |= SET_VAL(X2_RINGTYPE, val); in xgene_enet_ring_set_type()
44 ring_cfg[3] |= SET_VAL(RINGMODE, BUFPOOL_MODE); in xgene_enet_ring_set_type()
52 ring_cfg[4] |= SET_VAL(X2_RECOMTIMEOUT, 0x7); in xgene_enet_ring_set_recombbuf()
163 data = SET_VAL(X2_INTLINE, ring->id & RING_BUFNUM_MASK) | in xgene_enet_wr_cmd()
A Dxgene_enet_main.c34 SET_VAL(STASH, 3)); in xgene_enet_init_bufpool()
105 SET_VAL(BUFDATALEN, hw_len) | in xgene_enet_refill_pagepool()
369 SET_VAL(IPHDR, l3hlen) | in xgene_enet_work_msg()
370 SET_VAL(ETHHDR, ethhdr) | in xgene_enet_work_msg()
371 SET_VAL(EC, csum_enable) | in xgene_enet_work_msg()
372 SET_VAL(IS, proto) | in xgene_enet_work_msg()
387 SET_VAL(BUFDATALEN, len)); in xgene_set_addr_len()
446 SET_VAL(BUFDATALEN, hw_len) | in xgene_enet_setup_tx_desc()
534 SET_VAL(LL_BYTES_MSB, i) | in xgene_enet_setup_tx_desc()
535 SET_VAL(LL_LEN, idx)); in xgene_enet_setup_tx_desc()
[all …]
A Dxgene_enet_xgmac.c231 data = SET_VAL(TSO_MSS1, data >> TSO_MSS1_POS) | in xgene_xgmac_set_mss()
232 SET_VAL(TSO_MSS0, mss); in xgene_xgmac_set_mss()
234 data = SET_VAL(TSO_MSS1, mss) | SET_VAL(TSO_MSS0, data); in xgene_xgmac_set_mss()
/linux-6.3-rc2/drivers/net/mdio/
A Dmdio-xgene.c86 data = SET_VAL(PHY_ADDR, phy_id) | SET_VAL(REG_ADDR, reg); in xgene_mdio_rgmii_read()
112 val = SET_VAL(PHY_ADDR, phy_id) | SET_VAL(REG_ADDR, reg); in xgene_mdio_rgmii_write()
218 val = SET_VAL(HSTPHYADX, phy_id) | SET_VAL(HSTREGADX, reg) | in xgene_xfi_mdio_write()
219 SET_VAL(HSTMIIMWRDAT, data); in xgene_xfi_mdio_write()
222 val = HSTLDCMD | SET_VAL(HSTMIIMCMD, MIIM_CMD_LEGACY_WRITE); in xgene_xfi_mdio_write()
241 val = SET_VAL(HSTPHYADX, phy_id) | SET_VAL(HSTREGADX, reg); in xgene_xfi_mdio_read()
244 val = HSTLDCMD | SET_VAL(HSTMIIMCMD, MIIM_CMD_LEGACY_READ); in xgene_xfi_mdio_read()
/linux-6.3-rc2/drivers/net/wireless/ath/carl9170/
A Dphy.c461 SET_VAL(AR9170_PHY_SETTLING_SWITCH, val, m->switchSettling); in carl9170_init_phy_from_eeprom()
467 SET_VAL(AR9170_PHY_DESIRED_SZ_PGA, val, m->pgaDesiredSize); in carl9170_init_phy_from_eeprom()
468 SET_VAL(AR9170_PHY_DESIRED_SZ_ADC, val, m->adcDesiredSize); in carl9170_init_phy_from_eeprom()
475 SET_VAL(AR9170_PHY_RF_CTL4_FRAME_XPAB_ON, val, m->txFrameToXpaOn); in carl9170_init_phy_from_eeprom()
476 SET_VAL(AR9170_PHY_RF_CTL4_FRAME_XPAA_ON, val, m->txFrameToXpaOn); in carl9170_init_phy_from_eeprom()
491 SET_VAL(AR9170_PHY_RXGAIN_TXRX_ATTEN, val, m->txRxAttenCh[0]); in carl9170_init_phy_from_eeprom()
497 SET_VAL(AR9170_PHY_RXGAIN_TXRX_ATTEN, val, m->txRxAttenCh[1]); in carl9170_init_phy_from_eeprom()
505 SET_VAL(AR9170_PHY_GAIN_2GHZ_BSW_MARGIN, val, m->bswMargin[0]); in carl9170_init_phy_from_eeprom()
530 SET_VAL(AR9170_PHY_TPCRG1_PD_GAIN_1, val, in carl9170_init_phy_from_eeprom()
532 SET_VAL(AR9170_PHY_TPCRG1_PD_GAIN_2, val, in carl9170_init_phy_from_eeprom()
[all …]
A Dmac.c416 SET_VAL(AR9170_MAC_BCN_DTIM, v, in carl9170_set_beacon_timers()
434 SET_VAL(AR9170_MAC_BCN_DTIM, v, in carl9170_set_beacon_timers()
459 SET_VAL(AR9170_MAC_BCN_PERIOD, v, ar->global_beacon_int); in carl9170_set_beacon_timers()
460 SET_VAL(AR9170_MAC_PRETBTT, pretbtt, ar->global_pretbtt); in carl9170_set_beacon_timers()
461 SET_VAL(AR9170_MAC_PRETBTT2, pretbtt, ar->global_pretbtt); in carl9170_set_beacon_timers()
A Dtx.c785 SET_VAL(AR9170_TX_PHY_MCS, phyrate, txrate->idx); in carl9170_tx_physet()
944 SET_VAL(CARL9170_TX_SUPER_RI_TRIES, txc->s.ri[i], in carl9170_tx_apply_rateset()
1001 SET_VAL(CARL9170_TX_SUPER_MISC_QUEUE, txc->s.misc, hw_queue); in carl9170_tx_prepare()
1004 SET_VAL(CARL9170_TX_SUPER_MISC_VIF_ID, txc->s.misc, cvif->id); in carl9170_tx_prepare()
1062 SET_VAL(CARL9170_TX_SUPER_AMPDU_DENSITY, in carl9170_tx_prepare()
1065 SET_VAL(CARL9170_TX_SUPER_AMPDU_FACTOR, in carl9170_tx_prepare()
1283 SET_VAL(CARL9170_TX_SUPER_MISC_QUEUE, q, in carl9170_tx_drop()
1588 SET_VAL(AR9170_MAC_BCN_HT1_PWR_CTRL, *ht1, 7); in carl9170_tx_beacon_physet()
1589 SET_VAL(AR9170_MAC_BCN_HT1_TPC, *ht1, power); in carl9170_tx_beacon_physet()
1590 SET_VAL(AR9170_MAC_BCN_HT1_CHAIN_MASK, *ht1, chains); in carl9170_tx_beacon_physet()
[all …]
A Dhw.h872 #define SET_VAL(reg, value, newvalue) \ macro
/linux-6.3-rc2/include/linux/mdio/
A Dmdio-xgene.h108 #define SET_VAL(field, val) \ macro

Completed in 29 milliseconds