Searched refs:SSPP_DMA1 (Results 1 – 8 of 8) sorted by relevance
| /linux-6.3-rc2/drivers/gpu/drm/msm/disp/dpu1/ |
| A D | dpu_hw_top.c | 122 status->sspp[SSPP_DMA1] = (value >> 22) & 0x3; in dpu_hw_get_danger_status()
219 status->sspp[SSPP_DMA1] = (value >> 22) & 0x1; in dpu_hw_get_safe_status()
|
| A D | dpu_hw_mdss.h | 120 SSPP_DMA1, enumerator
|
| A D | dpu_hw_catalog.c | 1190 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_MSM8998_MASK,
1209 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
1228 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_CURSOR_SDM845_MASK,
1264 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
1292 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
1322 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
1339 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_CURSOR_SDM845_MASK,
1365 SSPP_BLK("sspp_9", SSPP_DMA1, 0x26000, DMA_SDM845_MASK,
|
| A D | dpu_hw_ctl.c | 186 case SSPP_DMA1: in dpu_hw_ctl_update_pending_flush_sspp()
398 [SSPP_DMA1] = { { 0, 21, 18 }, { 2, 12 } },
|
| /linux-6.3-rc2/drivers/gpu/drm/msm/disp/mdp5/ |
| A D | mdp5_cfg.c | 29 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
118 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
207 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
459 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
|
| A D | mdp5_ctl.c | 299 case SSPP_DMA1: return MDP5_CTL_LAYER_REG_DMA1(stage); in mdp_ctl_blend_mask()
322 case SSPP_DMA1: return MDP5_CTL_LAYER_EXT_REG_DMA1_BIT3; in mdp_ctl_blend_ext_mask()
450 case SSPP_DMA1: return MDP5_CTL_FLUSH_DMA1; in mdp_ctl_flush_mask_pipe()
|
| A D | mdp5_kms.c | 691 SSPP_DMA0, SSPP_DMA1, in hwpipe_init() enumerator
|
| A D | mdp5.xml.h | 83 SSPP_DMA1 = 8, enumerator
557 case SSPP_DMA1: return (mdp5_cfg->pipe_dma.base[1]); in __offset_PIPE()
|
Completed in 25 milliseconds