Searched refs:UART01x_FR (Results 1 – 4 of 4) sorted by relevance
26 1001: ldr \rd, [\rx, #UART01x_FR]33 1001: ldr \rd, [\rx, #UART01x_FR]
117 status = readb(port->membase + UART01x_FR); in pl010_rx_chars()160 status = readb(port->membase + UART01x_FR); in pl010_rx_chars()182 status = readb(port->membase + UART01x_FR) & UART01x_FR_MODEM_ANY; in pl010_modem_status()237 unsigned int status = readb(port->membase + UART01x_FR); in pl010_tx_empty()247 status = readb(port->membase + UART01x_FR); in pl010_get_mctrl()307 uap->old_status = readb(port->membase + UART01x_FR) & UART01x_FR_MODEM_ANY; in pl010_startup()537 status = readb(port->membase + UART01x_FR); in pl010_console_putchar()565 status = readb(port->membase + UART01x_FR); in pl010_console_write()
88 [REG_FR] = UART01x_FR,176 [REG_FR] = UART01x_FR,2525 while (readl(port->membase + UART01x_FR) & UART01x_FR_TXFF) in qdf2400_e44_putc()2528 while (!(readl(port->membase + UART01x_FR) & UART011_FR_TXFE)) in qdf2400_e44_putc()2541 while (readl(port->membase + UART01x_FR) & UART01x_FR_TXFF) in pl011_putc()2547 while (readl(port->membase + UART01x_FR) & UART01x_FR_BUSY) in pl011_putc()2561 if (readl(port->membase + UART01x_FR) & UART01x_FR_RXFE) in pl011_getc()
29 #define UART01x_FR 0x18 /* Flag register (Read only). */ macro
Completed in 10 milliseconds