Home
last modified time | relevance | path

Searched refs:VGA_RENDER_CONTROL (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/radeon/
A Davivod.h59 #define VGA_RENDER_CONTROL 0x0300 macro
A Devergreen.c2673 save->vga_render_control = RREG32(VGA_RENDER_CONTROL); in evergreen_mc_stop()
2677 WREG32(VGA_RENDER_CONTROL, 0); in evergreen_mc_stop()
2848 WREG32(VGA_RENDER_CONTROL, save->vga_render_control); in evergreen_mc_resume()
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/
A Dsi.c1271 vga_render_control = RREG32(VGA_RENDER_CONTROL); in si_read_disabled_bios()
1285 WREG32(VGA_RENDER_CONTROL, in si_read_disabled_bios()
1297 WREG32(VGA_RENDER_CONTROL, vga_render_control); in si_read_disabled_bios()
A Dsid.h2008 #define VGA_RENDER_CONTROL 0xC0 macro
2344 #define VGA_RENDER_CONTROL 0xC0 macro
A Dgmc_v7_0.c280 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v7_0_mc_program()
A Dgmc_v8_0.c462 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v8_0_mc_program()
A Dgmc_v9_0.c1916 WREG32_FIELD15(DCE, 0, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in gmc_v9_0_hw_init()
A Ddce_v8_0.c395 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v8_0_set_vga_render_state()
397 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v8_0_set_vga_render_state()
A Ddce_v10_0.c462 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v10_0_set_vga_render_state()
464 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v10_0_set_vga_render_state()
A Ddce_v11_0.c478 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 1); in dce_v11_0_set_vga_render_state()
480 tmp = REG_SET_FIELD(tmp, VGA_RENDER_CONTROL, VGA_VSTATUS_CNTL, 0); in dce_v11_0_set_vga_render_state()

Completed in 54 milliseconds