Home
last modified time | relevance | path

Searched refs:_div_width (Results 1 – 5 of 5) sorted by relevance

/linux-6.3-rc2/drivers/clk/tegra/
A Dclk.h643 _div_shift, _div_width, _div_frac_width, \ argument
657 .width = _div_width, \
687 _div_width, _div_frac_width, _div_flags, \ argument
697 _div_width, _div_frac_width, \
708 _div_width, _div_frac_width, _div_flags, \ argument
712 _div_shift, _div_width, _div_frac_width, _div_flags, \
/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mtk.h163 _div_width, _div_shift) { \ argument
169 .divider_width = _div_width, \
/linux-6.3-rc2/drivers/clk/
A Dclk-stm32mp1.c1319 #define _STM32_DIV(_div_offset, _div_shift, _div_width,\ argument
1325 .width = _div_width,\
1332 #define _DIV(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1333 _STM32_DIV(_div_offset, _div_shift, _div_width,\
1336 #define _DIV_RTC(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1337 _STM32_DIV(_div_offset, _div_shift, _div_width,\
A Dclk-bm1880.c144 _div_shift, _div_width, _div_initval, _table, \ argument
153 .div_width = _div_width, \
/linux-6.3-rc2/drivers/clk/meson/
A Daxg-audio.c82 #define AUD_SCLK_DIV(_name, _reg, _div_shift, _div_width, \ argument
88 .width = (_div_width), \

Completed in 19 milliseconds