Home
last modified time | relevance | path

Searched refs:apmixedsys (Results 1 – 25 of 39) sorted by relevance

12

/linux-6.3-rc2/Documentation/devicetree/bindings/clock/
A Dmediatek,apmixedsys.yaml21 - mediatek,mt6797-apmixedsys
22 - mediatek,mt7622-apmixedsys
23 - mediatek,mt7981-apmixedsys
24 - mediatek,mt7986-apmixedsys
25 - mediatek,mt8135-apmixedsys
26 - mediatek,mt8173-apmixedsys
27 - mediatek,mt8516-apmixedsys
34 - mediatek,mt2701-apmixedsys
35 - mediatek,mt2712-apmixedsys
36 - mediatek,mt6765-apmixedsys
[all …]
A Dmediatek,mt8365-sys-clock.yaml13 The apmixedsys module provides most of PLLs which generated from SoC 26m.
23 - mediatek,mt8365-apmixedsys
A Dmediatek,mt6795-sys-clock.yaml21 - mediatek,mt6795-apmixedsys
A Dmediatek,mt8186-fhctl.yaml51 clocks = <&apmixedsys CLK_APMIXED_MSDCPLL>;
/linux-6.3-rc2/Documentation/devicetree/bindings/sound/
A Dmt8186-afe-pcm.yaml28 mediatek,apmixedsys:
30 description: The phandle of the mediatek apmixedsys controller
101 - mediatek,apmixedsys
120 mediatek,apmixedsys = <&apmixedsys>;
129 <&apmixedsys 12>, //CLK_APMIXED_APLL1
131 <&apmixedsys 13>, //CLK_APMIXED_APLL2
A Dmt8192-afe-pcm.yaml26 mediatek,apmixedsys:
28 description: The phandle of the mediatek apmixedsys controller
62 - mediatek,apmixedsys
84 mediatek,apmixedsys = <&apmixedsys>;
/linux-6.3-rc2/Documentation/devicetree/bindings/arm/mediatek/
A Dmediatek,mt8195-sys-clock.yaml20 The apmixedsys provides most of PLLs which generated from SoC 26m.
30 - mediatek,mt8195-apmixedsys
65 apmixedsys: syscon@1000c000 {
66 compatible = "mediatek,mt8195-apmixedsys", "syscon";
A Dmediatek,mt8192-sys-clock.yaml23 - mediatek,mt8192-apmixedsys
64 apmixedsys: syscon@1000c000 {
65 compatible = "mediatek,mt8192-apmixedsys", "syscon";
A Dmediatek,mt8186-sys-clock.yaml20 The apmixedsys provides most of PLLs which generated from SoC 26m.
33 - mediatek,mt8186-apmixedsys
/linux-6.3-rc2/Documentation/devicetree/bindings/thermal/
A Dmediatek-thermal.txt7 apmixedsys register space via AHB bus accesses, so a phandle to the APMIXEDSYS
27 - mediatek,apmixedsys: A phandle to the APMIXEDSYS controller.
48 mediatek,apmixedsys = <&apmixedsys>;
/linux-6.3-rc2/Documentation/devicetree/bindings/media/
A Dmediatek,vcodec-decoder.yaml142 clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>,
147 <&apmixedsys CLK_APMIXED_VENCPLL>,
161 <&apmixedsys CLK_APMIXED_VCODECPLL>,
162 <&apmixedsys CLK_APMIXED_VENCPLL>;
/linux-6.3-rc2/Documentation/devicetree/bindings/cpufreq/
A Dcpufreq-mediatek.txt71 <&apmixedsys CLK_APMIXED_MAINPLL>;
193 <&apmixedsys CLK_APMIXED_MAINPLL>;
205 <&apmixedsys CLK_APMIXED_MAINPLL>;
217 <&apmixedsys CLK_APMIXED_MAINPLL>;
229 <&apmixedsys CLK_APMIXED_MAINPLL>;
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/
A Dmt8167.dtsi32 apmixedsys: apmixedsys@10018000 { label
33 compatible = "mediatek,mt8167-apmixedsys", "syscon";
A Dmt8173.dtsi160 <&apmixedsys CLK_APMIXED_MAINPLL>;
175 <&apmixedsys CLK_APMIXED_MAINPLL>;
190 <&apmixedsys CLK_APMIXED_MAINPLL>;
205 <&apmixedsys CLK_APMIXED_MAINPLL>;
598 apmixedsys: clock-controller@10209000 { label
599 compatible = "mediatek,mt8173-apmixedsys";
777 mediatek,apmixedsys = <&apmixedsys>;
1237 <&apmixedsys CLK_APMIXED_TVDPLL>;
1401 <&apmixedsys CLK_APMIXED_VENCPLL>,
1415 <&apmixedsys CLK_APMIXED_VCODECPLL>,
[all …]
A Dmt7986a.dtsi178 apmixedsys: apmixedsys@1001e000 { label
179 compatible = "mediatek,mt7986-apmixedsys";
239 assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>;
527 assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>,
528 <&apmixedsys CLK_APMIXED_SGMPLL>;
A Dmt7622.dtsi76 <&apmixedsys CLK_APMIXED_MAIN_CORE_EN>;
91 <&apmixedsys CLK_APMIXED_MAIN_CORE_EN>;
285 apmixedsys: apmixedsys@10209000 { label
286 compatible = "mediatek,mt7622-apmixedsys",
519 mediatek,apmixedsys = <&apmixedsys>;
985 <&apmixedsys CLK_APMIXED_ETH2PLL>;
/linux-6.3-rc2/arch/arm/boot/dts/
A Dmt8135.dtsi200 apmixedsys: apmixedsys@10209000 { label
201 compatible = "mediatek,mt8135-apmixedsys";
A Dmt7623.dtsi81 <&apmixedsys CLK_APMIXED_MAINPLL>;
93 <&apmixedsys CLK_APMIXED_MAINPLL>;
105 <&apmixedsys CLK_APMIXED_MAINPLL>;
117 <&apmixedsys CLK_APMIXED_MAINPLL>;
340 apmixedsys: syscon@10209000 { label
341 compatible = "mediatek,mt7623-apmixedsys",
342 "mediatek,mt2701-apmixedsys",
505 mediatek,apmixedsys = <&apmixedsys>;
971 <&apmixedsys CLK_APMIXED_TRGPLL>;
A Dmt7629.dtsi123 apmixedsys: syscon@10209000 { label
124 compatible = "mediatek,mt7629-apmixedsys", "syscon";
458 <&apmixedsys CLK_APMIXED_SGMIPLL>,
459 <&apmixedsys CLK_APMIXED_ETH2PLL>;
/linux-6.3-rc2/drivers/clk/mediatek/
A DMakefile21 obj-$(CONFIG_COMMON_CLK_MT6795) += clk-mt6795-apmixedsys.o clk-mt6795-infracfg.o \
71 obj-$(CONFIG_COMMON_CLK_MT8173) += clk-mt8173-apmixedsys.o clk-mt8173-infracfg.o \
90 clk-mt8186-apmixedsys.o clk-mt8186-imp_iic_wrap.o \
107 obj-$(CONFIG_COMMON_CLK_MT8195) += clk-mt8195-apmixedsys.o clk-mt8195-topckgen.o \
/linux-6.3-rc2/drivers/thermal/mediatek/
A Dauxadc_thermal.c1107 struct device_node *auxadc, *apmixedsys, *np = pdev->dev.of_node; in mtk_thermal_probe() local
1155 apmixedsys = of_parse_phandle(np, "mediatek,apmixedsys", 0); in mtk_thermal_probe()
1156 if (!apmixedsys) { in mtk_thermal_probe()
1161 apmixed_base = of_iomap(apmixedsys, 0); in mtk_thermal_probe()
1162 apmixed_phys_base = of_get_phys_base(apmixedsys); in mtk_thermal_probe()
1164 of_node_put(apmixedsys); in mtk_thermal_probe()
/linux-6.3-rc2/sound/soc/mediatek/mt8186/
A Dmt8186-afe-clk.c621 afe_priv->apmixedsys = syscon_regmap_lookup_by_phandle(of_node, in mt8186_init_clock()
623 if (IS_ERR(afe_priv->apmixedsys)) { in mt8186_init_clock()
625 __func__, PTR_ERR(afe_priv->apmixedsys)); in mt8186_init_clock()
626 return PTR_ERR(afe_priv->apmixedsys); in mt8186_init_clock()
/linux-6.3-rc2/sound/soc/mediatek/mt8192/
A Dmt8192-afe-clk.c644 afe_priv->apmixedsys = syscon_regmap_lookup_by_phandle(of_node, in mt8192_init_clock()
646 if (IS_ERR(afe_priv->apmixedsys)) { in mt8192_init_clock()
648 __func__, PTR_ERR(afe_priv->apmixedsys)); in mt8192_init_clock()
649 return PTR_ERR(afe_priv->apmixedsys); in mt8192_init_clock()
A Dmt8192-afe-common.h133 struct regmap *apmixedsys; member
/linux-6.3-rc2/Documentation/devicetree/bindings/net/
A Dmediatek,net.yaml311 <&apmixedsys CLK_APMIXED_ETH2PLL>;
407 assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>,
408 <&apmixedsys CLK_APMIXED_SGMPLL>;

Completed in 37 milliseconds

12