Home
last modified time | relevance | path

Searched refs:bRFMOD (Results 1 – 8 of 8) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A Drtl8723b_phycfg.c639 PHY_SetBBReg(Adapter, rFPGA0_RFMOD, bRFMOD, 0x0); in phy_PostSetBwMode8723B()
641 PHY_SetBBReg(Adapter, rFPGA1_RFMOD, bRFMOD, 0x0); in phy_PostSetBwMode8723B()
648 PHY_SetBBReg(Adapter, rFPGA0_RFMOD, bRFMOD, 0x1); in phy_PostSetBwMode8723B()
650 PHY_SetBBReg(Adapter, rFPGA1_RFMOD, bRFMOD, 0x1); in phy_PostSetBwMode8723B()
/linux-6.3-rc2/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h107 #define bRFMOD 0x1 macro
A Dr819xU_phy.c1501 rtl8192_setBBreg(dev, rFPGA0_RFMOD, bRFMOD, 0x0); in rtl8192_SetBWModeWorkItem()
1502 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x0); in rtl8192_SetBWModeWorkItem()
1531 rtl8192_setBBreg(dev, rFPGA0_RFMOD, bRFMOD, 0x1); in rtl8192_SetBWModeWorkItem()
1532 rtl8192_setBBreg(dev, rFPGA1_RFMOD, bRFMOD, 0x1); in rtl8192_SetBWModeWorkItem()
/linux-6.3-rc2/drivers/staging/rtl8712/
A Drtl871x_mp.c349 set_bb_reg(pAdapter, rFPGA0_RFMOD, bRFMOD, 0x0); in r8712_SwitchBandwidth()
350 set_bb_reg(pAdapter, rFPGA1_RFMOD, bRFMOD, 0x0); in r8712_SwitchBandwidth()
359 set_bb_reg(pAdapter, rFPGA0_RFMOD, bRFMOD, 0x1); in r8712_SwitchBandwidth()
360 set_bb_reg(pAdapter, rFPGA1_RFMOD, bRFMOD, 0x1); in r8712_SwitchBandwidth()
A Drtl871x_mp_phy_regdef.h433 #define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ macro
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phy.c1110 rtl92e_set_bb_reg(dev, rFPGA0_RFMOD, bRFMOD, 0x0); in _rtl92e_set_bw_mode_work_item()
1111 rtl92e_set_bb_reg(dev, rFPGA1_RFMOD, bRFMOD, 0x0); in _rtl92e_set_bw_mode_work_item()
1125 rtl92e_set_bb_reg(dev, rFPGA0_RFMOD, bRFMOD, 0x1); in _rtl92e_set_bw_mode_work_item()
1126 rtl92e_set_bb_reg(dev, rFPGA1_RFMOD, bRFMOD, 0x1); in _rtl92e_set_bw_mode_work_item()
A Dr8192E_phyreg.h271 #define bRFMOD 0x1 macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h515 #define bRFMOD 0x1 /* Reg 0x800 rFPGA0_RFMOD */ macro

Completed in 27 milliseconds