Home
last modified time | relevance | path

Searched refs:c15 (Results 1 – 25 of 28) sorted by relevance

12

/linux-6.3-rc2/arch/arm/mm/
A Dproc-v7.S197 mrc p15, 0, r4, c15, c0, 1 @ Diagnostic register
198 mrc p15, 0, r5, c15, c0, 0 @ Power register
208 mcrne p15, 0, r4, c15, c0, 1 @ No, so restore it
458 mrc p15, 1, r0, c15, c1, 1
462 mcr p15, 1, r0, c15, c1, 1
465 mrc p15, 1, r0, c15, c1, 2
468 mcr p15, 1, r0, c15, c1, 2
471 mrc p15, 1, r0, c15, c2, 0
477 mcr p15, 1, r0, c15, c2, 0
480 mrc p15, 1, r0, c15, c1, 0
[all …]
A Dproc-feroceon.S68 mcr p15, 1, r0, c15, c9, 0 @ clean L2
252 mcr p15, 5, r0, c15, c15, 0 @ D clean/inv range start
253 mcr p15, 5, r1, c15, c15, 1 @ D clean/inv range top
298 mcr p15, 5, r0, c15, c14, 0 @ D inv range start
299 mcr p15, 5, r1, c15, c14, 1 @ D inv range top
330 mcr p15, 5, r0, c15, c13, 0 @ D clean range start
331 mcr p15, 5, r1, c15, c13, 1 @ D clean range top
361 mcr p15, 5, r0, c15, c15, 0 @ D clean/inv range start
362 mcr p15, 5, r1, c15, c15, 1 @ D clean/inv range top
445 1: mcr p15, 1, r2, c15, c9, 1 @ clean L2 entry
[all …]
A Dproc-sa110.S37 mcr p15, 0, r0, c15, c1, 2 @ Enable clock switching
45 mcr p15, 0, r0, c15, c2, 2 @ Disable clock switching
92 mcr p15, 0, ip, c15, c2, 2 @ disable clock switching
98 mcr p15, 0, r0, c15, c8, 2 @ Wait for interrupt, cache aligned
102 mcr p15, 0, r0, c15, c1, 2 @ enable clock switching
A Dproc-sa1100.S41 mcr p15, 0, r0, c15, c1, 2 @ Enable clock switching
53 mcr p15, 0, ip, c15, c2, 2 @ Disable clock switching
108 mcr p15, 0, r0, c15, c2, 2 @ disable clock switching
110 mcr p15, 0, r0, c15, c8, 2 @ wait for interrupt
112 mcr p15, 0, r0, c15, c1, 2 @ enable clock switching
A Dcache-v6.S73 mcr p15, 0, r0, c7, c15, 0 @ Cache clean+invalidate
181 mcr p15, 0, r0, c7, c15, 1 @ clean & invalidate unified line
224 mcrne p15, 0, r1, c7, c15, 1 @ clean & invalidate unified line
281 mcr p15, 0, r0, c7, c15, 1 @ clean & invalidate line
A Dproc-v6.S157 mcr p15, 0, ip, c7, c15, 0 @ clean+invalidate cache
209 mcr p15, 0, r0, c7, c15, 0 @ clean+invalidate cache
A Dproc-xsc3.S417 mrc p15, 0, r5, c15, c1, 0 @ CP access reg
435 mcr p15, 0, r5, c15, c1, 0 @ CP access reg
458 mcr p15, 0, r0, c15, c1, 0 @ write CP access register
A Dproc-mohawk.S346 mrc p15, 0, r5, c15, c1, 0 @ CP access reg
364 mcr p15, 0, r5, c15, c1, 0 @ CP access reg
A Dproc-xscale.S533 mrc p15, 0, r5, c15, c1, 0 @ CP access reg
549 mcr p15, 0, r5, c15, c1, 0 @ CP access reg
566 mcr p15, 0, r0, c15, c1, 0 @ affects USR or SVC modes
A Dproc-arm925.S433 mcr p15, 0, r0, c15, c1, 0 @ write TI config register
444 mcr p15, 7, r0, c15, c0, 0
A Dproc-arm1026.S405 mcr p15, 7, r0, c15, c0, 0
/linux-6.3-rc2/arch/arm/mach-sunxi/
A Dheadsmp.S37 mrc p15, 1, r1, c15, c0, 4
39 mcr p15, 1, r1, c15, c0, 4
42 mrc p15, 1, r1, c15, c0, 0
47 mcr p15, 1, r1, c15, c0, 0
/linux-6.3-rc2/arch/arm/mach-socfpga/
A Dself-refresh.S49 mrc p15, 0, r2, c15, c0, 0
51 mcr p15, 0, r2, c15, c0, 0
116 mrc p15, 0, r2, c15, c0, 0
118 mcr p15, 0, r2, c15, c0, 0
/linux-6.3-rc2/arch/arm/include/asm/hardware/
A Dcp14.h72 #define RCP14_DBGBVR15() MRC14(0, c0, c15, 4)
88 #define RCP14_DBGBCR15() MRC14(0, c0, c15, 5)
104 #define RCP14_DBGWVR15() MRC14(0, c0, c15, 6)
120 #define RCP14_DBGWCR15() MRC14(0, c0, c15, 7)
137 #define RCP14_DBGBXVR15() MRC14(0, c1, c15, 1)
288 #define RCP14_ETMVDCR3() MRC14(1, c0, c15, 0)
304 #define RCP14_ETMACVR15() MRC14(1, c0, c15, 1)
320 #define RCP14_ETMACTR15() MRC14(1, c0, c15, 2)
352 #define RCP14_ETMCNTVR3() MRC14(1, c0, c15, 5)
383 #define RCP14_ETMAUXCR() MRC14(1, c0, c15, 7)
[all …]
/linux-6.3-rc2/arch/arm/kernel/
A Diwmmxt.S74 XSC(mrc p15, 0, r2, c15, c1, 0)
82 XSC(mcr p15, 0, r2, c15, c1, 0)
211 XSC(mrc p15, 0, r4, c15, c1, 0)
213 XSC(mcr p15, 0, r4, c15, c1, 0)
226 XSC(mcr p15, 0, r4, c15, c1, 0)
323 XSC(mrc p15, 0, r1, c15, c1, 0)
338 XSC(mcr p15, 0, r1, c15, c1, 0)
/linux-6.3-rc2/arch/arm/mach-tegra/
A Dreset-handler.S160 mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register
163 mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register
173 mrc p15, 0, r0, c15, c0, 1 @ read diagnostic register
176 mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register
/linux-6.3-rc2/arch/s390/kernel/
A Dtext_amode31.S109 stctg %c0,%c15,0(%r4)
138 lctlg %c0,%c15,0(%r4)
A Dreipl.S31 stctg %c0,%c15,0(%r1)
/linux-6.3-rc2/arch/arm/mach-imx/
A Dheadsmp.S21 mcr p15, 0, r0, c15, c0, 1 @ write diagnostic register
/linux-6.3-rc2/tools/perf/arch/s390/include/
A Ddwarf-regs-table.h45 REG_DWARFNUM_NAME(c15, 47),
/linux-6.3-rc2/arch/arm/mach-mvebu/
A Dpmsu_ll.S14 mrc p15, 4, r1, c15, c0 @ get SCU base address
/linux-6.3-rc2/arch/arm/mach-sa1100/
A Dsleep.S34 mcr p15, 0, r1, c15, c2, 2
/linux-6.3-rc2/arch/s390/boot/
A Dhead.S256 lctlg %c0,%c15,0(%r13) # load control registers
304 stctg %c0,%c15,__LC_CREGS_SAVE_AREA-4095(%r8)
/linux-6.3-rc2/arch/arm/include/debug/
A Dbrcmstb.S67 mrc p15, 1, \rv, c15, c3, 0 @ get PERIPHBASE from CBAR
/linux-6.3-rc2/drivers/gpu/drm/vc4/
A Dvc4_hvs.c162 c9, c10, c11, c12, c13, c14, c15) \ argument
168 VC4_PPF_FILTER_WORD(c15, c15, 0)}

Completed in 26 milliseconds

12