Searched refs:clk_level_info (Results 1 – 2 of 2) sorted by relevance
239 struct dm_pp_clock_levels_with_latency *clk_level_info, in pp_to_dc_clock_levels_with_latency() argument250 clk_level_info->num_levels = DM_PP_MAX_CLOCK_LEVELS; in pp_to_dc_clock_levels_with_latency()252 clk_level_info->num_levels = pp_clks->num_levels; in pp_to_dc_clock_levels_with_latency()257 for (i = 0; i < clk_level_info->num_levels; i++) { in pp_to_dc_clock_levels_with_latency()266 struct dm_pp_clock_levels_with_voltage *clk_level_info, in pp_to_dc_clock_levels_with_voltage() argument277 clk_level_info->num_levels = DM_PP_MAX_CLOCK_LEVELS; in pp_to_dc_clock_levels_with_voltage()279 clk_level_info->num_levels = pp_clks->num_levels; in pp_to_dc_clock_levels_with_voltage()284 for (i = 0; i < clk_level_info->num_levels; i++) { in pp_to_dc_clock_levels_with_voltage()361 struct dm_pp_clock_levels_with_latency *clk_level_info) in dm_pp_get_clock_levels_by_type_with_latency() argument373 pp_to_dc_clock_levels_with_latency(&pp_clks, clk_level_info, clk_type); in dm_pp_get_clock_levels_by_type_with_latency()[all …]
192 struct dm_pp_clock_levels *clk_level_info);197 struct dm_pp_clock_levels_with_latency *clk_level_info);202 struct dm_pp_clock_levels_with_voltage *clk_level_info);
Completed in 4 milliseconds