Home
last modified time | relevance | path

Searched refs:clk_table (Results 1 – 25 of 39) sorted by relevance

12

/linux-6.3-rc2/drivers/clk/samsung/
A Dclk-s5pv210-audss.c69 struct clk_hw **clk_table; in s5pv210_audss_clk_probe() local
84 clk_table = clk_data->hws; in s5pv210_audss_clk_probe()
113 clk_table[CLK_MOUT_AUDSS] = clk_hw_register_mux(NULL, "mout_audss", in s5pv210_audss_clk_probe()
129 clk_table[CLK_DOUT_AUD_BUS] = clk_hw_register_divider(NULL, in s5pv210_audss_clk_probe()
132 clk_table[CLK_DOUT_I2S_A] = clk_hw_register_divider(NULL, in s5pv210_audss_clk_probe()
136 clk_table[CLK_I2S] = clk_hw_register_gate(NULL, "i2s_audss", in s5pv210_audss_clk_probe()
157 clk_table[CLK_HCLK_RP] = clk_hw_register_gate(NULL, "hclk_rp_audss", in s5pv210_audss_clk_probe()
162 if (IS_ERR(clk_table[i])) { in s5pv210_audss_clk_probe()
164 ret = PTR_ERR(clk_table[i]); in s5pv210_audss_clk_probe()
184 if (!IS_ERR(clk_table[i])) in s5pv210_audss_clk_probe()
[all …]
A Dclk-exynos-audss.c131 struct clk_hw **clk_table; in exynos_audss_clk_probe() local
153 clk_table = clk_data->hws; in exynos_audss_clk_probe()
195 clk_table[EXYNOS_MOUT_I2S] = clk_hw_register_mux(dev, "mout_i2s", in exynos_audss_clk_probe()
204 clk_table[EXYNOS_DOUT_AUD_BUS] = clk_hw_register_divider(dev, in exynos_audss_clk_probe()
212 clk_table[EXYNOS_SRP_CLK] = clk_hw_register_gate(dev, "srp_clk", in exynos_audss_clk_probe()
216 clk_table[EXYNOS_I2S_BUS] = clk_hw_register_gate(dev, "i2s_bus", in exynos_audss_clk_probe()
220 clk_table[EXYNOS_SCLK_I2S] = clk_hw_register_gate(dev, "sclk_i2s", in exynos_audss_clk_probe()
224 clk_table[EXYNOS_PCM_BUS] = clk_hw_register_gate(dev, "pcm_bus", in exynos_audss_clk_probe()
236 clk_table[EXYNOS_ADMA] = clk_hw_register_gate(dev, "adma", in exynos_audss_clk_probe()
242 if (IS_ERR(clk_table[i])) { in exynos_audss_clk_probe()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
A Ddcn315_clk_mgr.c251 .clk_table = {
403 bw_params->clk_table.entries[i].dcfclk_mhz; in dcn315_build_watermark_ranges()
483 …struct clk_limit_table_entry def_max = bw_params->clk_table.entries[bw_params->clk_table.num_entri… in dcn315_clk_mgr_helper_populate_bw_params()
502 bw_params->clk_table.entries[i].phyclk_mhz = bw_params->clk_table.entries[j].phyclk_mhz; in dcn315_clk_mgr_helper_populate_bw_params()
503 bw_params->clk_table.entries[i].phyclk_d18_mhz = bw_params->clk_table.entries[j].phyclk_d18_mhz; in dcn315_clk_mgr_helper_populate_bw_params()
504 bw_params->clk_table.entries[i].dtbclk_mhz = bw_params->clk_table.entries[j].dtbclk_mhz; in dcn315_clk_mgr_helper_populate_bw_params()
514 bw_params->clk_table.entries[i].wck_ratio = 1; in dcn315_clk_mgr_helper_populate_bw_params()
523 bw_params->clk_table.entries[i].wck_ratio = 1; in dcn315_clk_mgr_helper_populate_bw_params()
526 bw_params->clk_table.num_entries = i; in dcn315_clk_mgr_helper_populate_bw_params()
532 if (!bw_params->clk_table.entries[i].fclk_mhz) { in dcn315_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddcn31_fpu.c571 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn31_update_bw_bounding_box() local
587 ASSERT(clk_table->num_entries); in dcn31_update_bw_bounding_box()
613 2 * clk_table->entries[i].wck_ratio; in dcn31_update_bw_bounding_box()
630 if (clk_table->num_entries) { in dcn31_update_bw_bounding_box()
654 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn315_update_bw_bounding_box() local
667 ASSERT(clk_table->num_entries); in dcn315_update_bw_bounding_box()
719 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn316_update_bw_bounding_box() local
735 ASSERT(clk_table->num_entries); in dcn316_update_bw_bounding_box()
755 if (clk_table->num_entries == 1) { in dcn316_update_bw_bounding_box()
764 if (clk_table->num_entries == 1 && in dcn316_update_bw_bounding_box()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
A Ddcn314_clk_mgr.c354 .clk_table = {
464 bw_params->clk_table.entries[i].dcfclk_mhz; in dcn314_build_watermark_ranges()
574 …struct clk_limit_table_entry def_max = bw_params->clk_table.entries[bw_params->clk_table.num_entri… in dcn314_clk_mgr_helper_populate_bw_params()
619 bw_params->clk_table.entries[i].phyclk_mhz = bw_params->clk_table.entries[j].phyclk_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
620 bw_params->clk_table.entries[i].phyclk_d18_mhz = bw_params->clk_table.entries[j].phyclk_d18_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
621 bw_params->clk_table.entries[i].dtbclk_mhz = bw_params->clk_table.entries[j].dtbclk_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
651 bw_params->clk_table.num_entries = i--; in dcn314_clk_mgr_helper_populate_bw_params()
667 if (!bw_params->clk_table.entries[i].fclk_mhz) { in dcn314_clk_mgr_helper_populate_bw_params()
672 if (!bw_params->clk_table.entries[i].dcfclk_mhz) in dcn314_clk_mgr_helper_populate_bw_params()
674 if (!bw_params->clk_table.entries[i].socclk_mhz) in dcn314_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn321/
A Ddcn321_fpu.c276 if (bw_params->clk_table.entries[i].fclk_mhz > max_fclk_mhz) in build_synthetic_soc_states()
277 max_fclk_mhz = bw_params->clk_table.entries[i].fclk_mhz; in build_synthetic_soc_states()
279 max_uclk_mhz = bw_params->clk_table.entries[i].memclk_mhz; in build_synthetic_soc_states()
289 if (bw_params->clk_table.entries[i].memclk_mhz > 0) in build_synthetic_soc_states()
291 if (bw_params->clk_table.entries[i].fclk_mhz > 0) in build_synthetic_soc_states()
293 if (bw_params->clk_table.entries[i].dcfclk_mhz > 0) in build_synthetic_soc_states()
605 num_uclk_states = bw_params->clk_table.num_entries; in dcn321_update_bw_bounding_box_fpu()
621 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn321_update_bw_bounding_box_fpu()
669 if (!bw_params->clk_table.entries[i].dtbclk_mhz) { in dcn321_update_bw_bounding_box_fpu()
674 } else if (bw_params->clk_table.entries[i].dtbclk_mhz) { in dcn321_update_bw_bounding_box_fpu()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn302/
A Ddcn302_fpu.c220 if (bw_params->clk_table.entries[0].memclk_mhz) { in dcn302_fpu_update_bw_bounding_box()
224 if (bw_params->clk_table.entries[i].dcfclk_mhz > max_dcfclk_mhz) in dcn302_fpu_update_bw_bounding_box()
225 max_dcfclk_mhz = bw_params->clk_table.entries[i].dcfclk_mhz; in dcn302_fpu_update_bw_bounding_box()
227 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn302_fpu_update_bw_bounding_box()
228 if (bw_params->clk_table.entries[i].dppclk_mhz > max_dppclk_mhz) in dcn302_fpu_update_bw_bounding_box()
229 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn302_fpu_update_bw_bounding_box()
231 max_phyclk_mhz = bw_params->clk_table.entries[i].phyclk_mhz; in dcn302_fpu_update_bw_bounding_box()
258 num_uclk_states = bw_params->clk_table.num_entries; in dcn302_fpu_update_bw_bounding_box()
273 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn302_fpu_update_bw_bounding_box()
319 if (!bw_params->clk_table.entries[i].dtbclk_mhz && i > 0) in dcn302_fpu_update_bw_bounding_box()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn314/
A Ddcn314_fpu.c183 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn314_update_bw_bounding_box_fpu() local
205 ASSERT(clk_table->num_entries); in dcn314_update_bw_bounding_box_fpu()
208 for (i = 0; i < clk_table->num_entries; ++i) { in dcn314_update_bw_bounding_box_fpu()
215 for (i = 0; i < clk_table->num_entries; i++) { in dcn314_update_bw_bounding_box_fpu()
223 if (clk_table->num_entries == 1) { in dcn314_update_bw_bounding_box_fpu()
232 if (clk_table->num_entries == 1 && in dcn314_update_bw_bounding_box_fpu()
240 if (clk_table->entries[i].memclk_mhz && clk_table->entries[i].wck_ratio) in dcn314_update_bw_bounding_box_fpu()
241 …clock_limits[i].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2 * clk_table->entries[i].wck_… in dcn314_update_bw_bounding_box_fpu()
256 for (i = 0; i < clk_table->num_entries; i++) in dcn314_update_bw_bounding_box_fpu()
258 if (clk_table->num_entries) { in dcn314_update_bw_bounding_box_fpu()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn303/
A Ddcn303_fpu.c216 if (bw_params->clk_table.entries[0].memclk_mhz) { in dcn303_fpu_update_bw_bounding_box()
220 if (bw_params->clk_table.entries[i].dcfclk_mhz > max_dcfclk_mhz) in dcn303_fpu_update_bw_bounding_box()
221 max_dcfclk_mhz = bw_params->clk_table.entries[i].dcfclk_mhz; in dcn303_fpu_update_bw_bounding_box()
223 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn303_fpu_update_bw_bounding_box()
225 max_dppclk_mhz = bw_params->clk_table.entries[i].dppclk_mhz; in dcn303_fpu_update_bw_bounding_box()
227 max_phyclk_mhz = bw_params->clk_table.entries[i].phyclk_mhz; in dcn303_fpu_update_bw_bounding_box()
252 num_uclk_states = bw_params->clk_table.num_entries; in dcn303_fpu_update_bw_bounding_box()
267 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn303_fpu_update_bw_bounding_box()
284 bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn303_fpu_update_bw_bounding_box()
314 if (!bw_params->clk_table.entries[i].dtbclk_mhz && i > 0) in dcn303_fpu_update_bw_bounding_box()
[all …]
/linux-6.3-rc2/drivers/clk/mmp/
A Dclk.c13 struct clk **clk_table; in mmp_clk_init() local
16 if (!clk_table) in mmp_clk_init()
19 unit->clk_table = clk_table; in mmp_clk_init()
21 unit->clk_data.clks = clk_table; in mmp_clk_init()
44 unit->clk_table[clks[i].id] = clk; in mmp_register_fixed_rate_clks()
66 unit->clk_table[clks[i].id] = clk; in mmp_register_fixed_factor_clks()
92 unit->clk_table[clks[i].id] = clk; in mmp_register_general_gate_clks()
120 unit->clk_table[clks[i].id] = clk; in mmp_register_gate_clks()
148 unit->clk_table[clks[i].id] = clk; in mmp_register_mux_clks()
175 unit->clk_table[clks[i].id] = clk; in mmp_register_div_clks()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dvega10_processpptables.c576 clk_table = kzalloc(struct_size(clk_table, entries, clk_dep_table->ucNumEntries), in get_socclk_voltage_dependency_table()
578 if (!clk_table) in get_socclk_voltage_dependency_table()
637 *clk_table; in get_gfxclk_voltage_dependency_table() local
645 if (!clk_table) in get_gfxclk_voltage_dependency_table()
681 kfree(clk_table); in get_gfxclk_voltage_dependency_table()
700 *clk_table; in get_pix_clk_voltage_dependency_table() local
707 if (!clk_table) in get_pix_clk_voltage_dependency_table()
733 *clk_table; in get_dcefclk_voltage_dependency_table() local
758 clk_table = kzalloc(struct_size(clk_table, entries, num_entries), in get_dcefclk_voltage_dependency_table()
760 if (!clk_table) in get_dcefclk_voltage_dependency_table()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Dsmu_v13_0_4_ppt.c412 if (!clk_table || clk_type >= SMU_CLK_COUNT) in smu_v13_0_4_get_dpm_freq_by_index()
419 *freq = clk_table->SocClocks[dpm_level]; in smu_v13_0_4_get_dpm_freq_by_index()
424 *freq = clk_table->VClocks[dpm_level]; in smu_v13_0_4_get_dpm_freq_by_index()
429 *freq = clk_table->DClocks[dpm_level]; in smu_v13_0_4_get_dpm_freq_by_index()
457 *count = clk_table->NumSocClkLevelsEnabled; in smu_v13_0_4_get_dpm_level_count()
460 *count = clk_table->VcnClkLevelsEnabled; in smu_v13_0_4_get_dpm_level_count()
463 *count = clk_table->VcnClkLevelsEnabled; in smu_v13_0_4_get_dpm_level_count()
466 *count = clk_table->NumDfPstatesEnabled; in smu_v13_0_4_get_dpm_level_count()
469 *count = clk_table->NumDfPstatesEnabled; in smu_v13_0_4_get_dpm_level_count()
768 *max = clk_table->MaxGfxClk; in smu_v13_0_4_get_dpm_ultimate_freq()
[all …]
A Dsmu_v13_0_5_ppt.c624 *count = clk_table->NumSocClkLevelsEnabled; in smu_v13_0_5_get_dpm_level_count()
627 *count = clk_table->VcnClkLevelsEnabled; in smu_v13_0_5_get_dpm_level_count()
630 *count = clk_table->VcnClkLevelsEnabled; in smu_v13_0_5_get_dpm_level_count()
633 *count = clk_table->NumDfPstatesEnabled; in smu_v13_0_5_get_dpm_level_count()
636 *count = clk_table->NumDfPstatesEnabled; in smu_v13_0_5_get_dpm_level_count()
652 if (!clk_table || clk_type >= SMU_CLK_COUNT) in smu_v13_0_5_get_dpm_freq_by_index()
659 *freq = clk_table->SocClocks[dpm_level]; in smu_v13_0_5_get_dpm_freq_by_index()
664 *freq = clk_table->VClocks[dpm_level]; in smu_v13_0_5_get_dpm_freq_by_index()
669 *freq = clk_table->DClocks[dpm_level]; in smu_v13_0_5_get_dpm_freq_by_index()
768 *max = clk_table->MaxGfxClk; in smu_v13_0_5_get_dpm_ultimate_freq()
[all …]
A Dyellow_carp_ppt.c750 *count = clk_table->NumSocClkLevelsEnabled; in yellow_carp_get_dpm_level_count()
753 *count = clk_table->VcnClkLevelsEnabled; in yellow_carp_get_dpm_level_count()
756 *count = clk_table->VcnClkLevelsEnabled; in yellow_carp_get_dpm_level_count()
759 *count = clk_table->NumDfPstatesEnabled; in yellow_carp_get_dpm_level_count()
762 *count = clk_table->NumDfPstatesEnabled; in yellow_carp_get_dpm_level_count()
778 if (!clk_table || clk_type >= SMU_CLK_COUNT) in yellow_carp_get_dpm_freq_by_index()
785 *freq = clk_table->SocClocks[dpm_level]; in yellow_carp_get_dpm_freq_by_index()
790 *freq = clk_table->VClocks[dpm_level]; in yellow_carp_get_dpm_freq_by_index()
795 *freq = clk_table->DClocks[dpm_level]; in yellow_carp_get_dpm_freq_by_index()
894 *max = clk_table->MaxGfxClk; in yellow_carp_get_dpm_ultimate_freq()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
A Ddcn30_clk_mgr.c133 &clk_mgr_base->bw_params->clk_table.entries[0].dcfclk_mhz, in dcn3_init_clocks()
139 &clk_mgr_base->bw_params->clk_table.entries[0].dtbclk_mhz, in dcn3_init_clocks()
144 &clk_mgr_base->bw_params->clk_table.entries[0].socclk_mhz, in dcn3_init_clocks()
150 &clk_mgr_base->bw_params->clk_table.entries[0].dispclk_mhz, in dcn3_init_clocks()
155 &clk_mgr_base->bw_params->clk_table.entries[0].dppclk_mhz, in dcn3_init_clocks()
160 &clk_mgr_base->bw_params->clk_table.entries[0].phyclk_mhz, in dcn3_init_clocks()
272 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].mem… in dcn3_update_clocks()
370 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].mem… in dcn3_set_hard_min_memclk()
373 clk_mgr_base->bw_params->clk_table.entries[0].memclk_mhz); in dcn3_set_hard_min_memclk()
386 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].mem… in dcn3_set_hard_max_memclk()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
A Ddcn32_clk_mgr.c183 &clk_mgr_base->bw_params->clk_table.entries[0].dcfclk_mhz, in dcn32_init_clocks()
188 &clk_mgr_base->bw_params->clk_table.entries[0].socclk_mhz, in dcn32_init_clocks()
194 &clk_mgr_base->bw_params->clk_table.entries[0].dtbclk_mhz, in dcn32_init_clocks()
199 &clk_mgr_base->bw_params->clk_table.entries[0].dispclk_mhz, in dcn32_init_clocks()
212 clk_mgr_base->bw_params->clk_table.entries[i].dispclk_mhz in dcn32_init_clocks()
221 if (clk_mgr_base->bw_params->clk_table.entries[i].dppclk_mhz in dcn32_init_clocks()
223 clk_mgr_base->bw_params->clk_table.entries[i].dppclk_mhz in dcn32_init_clocks()
441 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries_per_clk.… in dcn32_update_clocks()
687 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries_per_clk.… in dcn32_set_hard_min_memclk()
703 …clk_mgr_base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries_per_clk.… in dcn32_set_hard_max_memclk()
[all …]
/linux-6.3-rc2/drivers/clk/hisilicon/
A Dclk.c31 struct clk **clk_table; in hisi_clk_alloc() local
45 clk_table = devm_kmalloc_array(&pdev->dev, nr_clks, in hisi_clk_alloc()
46 sizeof(*clk_table), in hisi_clk_alloc()
48 if (!clk_table) in hisi_clk_alloc()
51 clk_data->clk_data.clks = clk_table; in hisi_clk_alloc()
62 struct clk **clk_table; in hisi_clk_init() local
76 clk_table = kcalloc(nr_clks, sizeof(*clk_table), GFP_KERNEL); in hisi_clk_init()
77 if (!clk_table) in hisi_clk_init()
80 clk_data->clk_data.clks = clk_table; in hisi_clk_init()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn301/
A Ddcn301_fpu.c327 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn301_update_bw_bounding_box() local
341 ASSERT(clk_table->num_entries); in dcn301_update_bw_bounding_box()
342 for (i = 0; i < clk_table->num_entries; i++) { in dcn301_update_bw_bounding_box()
345 if ((unsigned int) dcn3_01_soc.clock_limits[j].dcfclk_mhz <= clk_table->entries[i].dcfclk_mhz) { in dcn301_update_bw_bounding_box()
352 s[i].dcfclk_mhz = clk_table->entries[i].dcfclk_mhz; in dcn301_update_bw_bounding_box()
353 s[i].fabricclk_mhz = clk_table->entries[i].fclk_mhz; in dcn301_update_bw_bounding_box()
354 s[i].socclk_mhz = clk_table->entries[i].socclk_mhz; in dcn301_update_bw_bounding_box()
355 s[i].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2; in dcn301_update_bw_bounding_box()
368 if (clk_table->num_entries) { in dcn301_update_bw_bounding_box()
369 dcn3_01_soc.num_states = clk_table->num_entries; in dcn301_update_bw_bounding_box()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
A Ddcn316_clk_mgr.c271 .clk_table = {
378 bw_params->clk_table.entries[i - 1].dcfclk_mhz + 1; in dcn316_build_watermark_ranges()
381 bw_params->clk_table.entries[i].dcfclk_mhz; in dcn316_build_watermark_ranges()
517 bw_params->clk_table.num_entries = j + 1; in dcn316_clk_mgr_helper_populate_bw_params()
536 bw_params->clk_table.entries[i].wck_ratio = 2; in dcn316_clk_mgr_helper_populate_bw_params()
539 bw_params->clk_table.entries[i].wck_ratio = 4; in dcn316_clk_mgr_helper_populate_bw_params()
542 bw_params->clk_table.entries[i].wck_ratio = 1; in dcn316_clk_mgr_helper_populate_bw_params()
546 bw_params->clk_table.entries[i].dcfclk_mhz = temp; in dcn316_clk_mgr_helper_populate_bw_params()
549 bw_params->clk_table.entries[i].socclk_mhz = temp; in dcn316_clk_mgr_helper_populate_bw_params()
551 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn316_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/
A Ddcn32_fpu.c185 if (clk_mgr->base.bw_params->clk_table.entries[2].memclk_mhz) in dcn32_build_wm_range_table_fpu()
2247 max_fclk_mhz = bw_params->clk_table.entries[i].fclk_mhz; in dcn32_patch_dpm_table()
2298 max_fclk_mhz = bw_params->clk_table.entries[i].fclk_mhz; in build_synthetic_soc_states()
2310 if (bw_params->clk_table.entries[i].memclk_mhz > 0) in build_synthetic_soc_states()
2312 if (bw_params->clk_table.entries[i].fclk_mhz > 0) in build_synthetic_soc_states()
2314 if (bw_params->clk_table.entries[i].dcfclk_mhz > 0) in build_synthetic_soc_states()
2582 if (bw_params->clk_table.entries[i].dcfclk_mhz != 0 && in dcn32_update_bw_bounding_box_fpu()
2619 num_uclk_states = bw_params->clk_table.num_entries; in dcn32_update_bw_bounding_box_fpu()
2635 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn32_update_bw_bounding_box_fpu()
2683 if (!bw_params->clk_table.entries[i].dtbclk_mhz) { in dcn32_update_bw_bounding_box_fpu()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_clk_mgr.c336 .clk_table = {
443 bw_params->clk_table.entries[i - 1].dcfclk_mhz + 1; in dcn31_build_watermark_ranges()
446 bw_params->clk_table.entries[i].dcfclk_mhz; in dcn31_build_watermark_ranges()
581 bw_params->clk_table.num_entries = j + 1; in dcn31_clk_mgr_helper_populate_bw_params()
592 for (i = 0; i < bw_params->clk_table.num_entries; i++, j--) { in dcn31_clk_mgr_helper_populate_bw_params()
598 bw_params->clk_table.entries[i].wck_ratio = 2; in dcn31_clk_mgr_helper_populate_bw_params()
601 bw_params->clk_table.entries[i].wck_ratio = 4; in dcn31_clk_mgr_helper_populate_bw_params()
604 bw_params->clk_table.entries[i].wck_ratio = 1; in dcn31_clk_mgr_helper_populate_bw_params()
608 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn31_clk_mgr_helper_populate_bw_params()
609 bw_params->clk_table.entries[i].dppclk_mhz = max_dppclk; in dcn31_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
A Dvg_clk_mgr.c411 bw_params->clk_table.entries[i - 1].dcfclk_mhz + 1; in vg_build_watermark_ranges()
414 bw_params->clk_table.entries[i].dcfclk_mhz; in vg_build_watermark_ranges()
495 .clk_table = {
586 bw_params->clk_table.num_entries = j + 1; in vg_clk_mgr_helper_populate_bw_params()
588 for (i = 0; i < bw_params->clk_table.num_entries - 1; i++, j--) { in vg_clk_mgr_helper_populate_bw_params()
589 bw_params->clk_table.entries[i].fclk_mhz = clock_table->DfPstateTable[j].fclk; in vg_clk_mgr_helper_populate_bw_params()
591 bw_params->clk_table.entries[i].voltage = clock_table->DfPstateTable[j].voltage; in vg_clk_mgr_helper_populate_bw_params()
594 bw_params->clk_table.entries[i].fclk_mhz = clock_table->DfPstateTable[j].fclk; in vg_clk_mgr_helper_populate_bw_params()
595 bw_params->clk_table.entries[i].memclk_mhz = clock_table->DfPstateTable[j].memclk; in vg_clk_mgr_helper_populate_bw_params()
596 bw_params->clk_table.entries[i].voltage = clock_table->DfPstateTable[j].voltage; in vg_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Dvangogh_ppt.c546 *freq = clk_table->SocClocks[dpm_level]; in vangogh_get_dpm_clk_limited()
625 count = clk_table->NumSocClkLevelsEnabled; in vangogh_print_legacy_clk_levels()
629 count = clk_table->VcnClkLevelsEnabled; in vangogh_print_legacy_clk_levels()
633 count = clk_table->VcnClkLevelsEnabled; in vangogh_print_legacy_clk_levels()
637 count = clk_table->NumDfPstatesEnabled; in vangogh_print_legacy_clk_levels()
641 count = clk_table->NumDfPstatesEnabled; in vangogh_print_legacy_clk_levels()
727 count = clk_table->NumSocClkLevelsEnabled; in vangogh_print_clk_levels()
731 count = clk_table->VcnClkLevelsEnabled; in vangogh_print_clk_levels()
735 count = clk_table->VcnClkLevelsEnabled; in vangogh_print_clk_levels()
739 count = clk_table->NumDfPstatesEnabled; in vangogh_print_clk_levels()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
A Drn_clk_mgr.c479 …ranges->reader_wm_sets[num_valid_sets].max_drain_clk_mhz = bw_params->clk_table.entries[i].dcfclk_… in build_watermark_ranges()
576 .clk_table = {
662 bw_params->clk_table.num_entries = j + 1; in rn_clk_mgr_helper_populate_bw_params()
664 for (i = 0; i < bw_params->clk_table.num_entries; i++, j--) { in rn_clk_mgr_helper_populate_bw_params()
665 bw_params->clk_table.entries[i].fclk_mhz = clock_table->FClocks[j].Freq; in rn_clk_mgr_helper_populate_bw_params()
666 bw_params->clk_table.entries[i].memclk_mhz = clock_table->MemClocks[j].Freq; in rn_clk_mgr_helper_populate_bw_params()
667 bw_params->clk_table.entries[i].voltage = clock_table->FClocks[j].Vol; in rn_clk_mgr_helper_populate_bw_params()
668 …bw_params->clk_table.entries[i].dcfclk_mhz = find_dcfclk_for_voltage(clock_table, clock_table->FCl… in rn_clk_mgr_helper_populate_bw_params()
669 bw_params->clk_table.entries[i].socclk_mhz = find_socclk_for_voltage(clock_table, in rn_clk_mgr_helper_populate_bw_params()
670 bw_params->clk_table.entries[i].voltage); in rn_clk_mgr_helper_populate_bw_params()
[all …]
/linux-6.3-rc2/drivers/clk/axis/
A Dclk-artpec6.c20 struct clk *clk_table[ARTPEC6_CLK_NUMCLOCKS]; member
56 clks = clkdata->clk_table; in of_artpec6_clkctrl_setup()
107 clkdata->clk_data.clks = clkdata->clk_table; in of_artpec6_clkctrl_setup()
121 struct clk **clks = clkdata->clk_table; in artpec6_clkctrl_probe()

Completed in 3817 milliseconds

12