/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
A D | dcn31_fpu.c | 125 .dispclk_mhz = 1200.0, 134 .dispclk_mhz = 1200.0, 143 .dispclk_mhz = 1200.0, 152 .dispclk_mhz = 1200.0, 161 .dispclk_mhz = 1200.0, 368 .dispclk_mhz = 556.0, 377 .dispclk_mhz = 625.0, 386 .dispclk_mhz = 625.0, 395 .dispclk_mhz = 1112.0, 404 .dispclk_mhz = 1250.0, [all …]
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn301/ |
A D | dcn301_fpu.c | 122 .dispclk_mhz = 1015.0, 134 .dispclk_mhz = 1015.0, 146 .dispclk_mhz = 1015.0, 158 .dispclk_mhz = 1015.0, 170 .dispclk_mhz = 1015.0, 357 s[i].dispclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn301_update_bw_bounding_box() 459 …pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&context->bw_ctx.dml, pipes, pipe_cn… in dcn301_calculate_wm_and_dlg_fp() 463 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn301_calculate_wm_and_dlg_fp() 466 if (dc->debug.min_disp_clk_khz > pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000) in dcn301_calculate_wm_and_dlg_fp() 467 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn301_calculate_wm_and_dlg_fp()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
A D | dcn314_fpu.c | 105 .dispclk_mhz = 1200.0, 114 .dispclk_mhz = 1200.0, 123 .dispclk_mhz = 1200.0, 132 .dispclk_mhz = 1200.0, 141 .dispclk_mhz = 1200.0, 209 if (clk_table->entries[i].dispclk_mhz > max_dispclk_mhz) in dcn314_update_bw_bounding_box_fpu() 210 max_dispclk_mhz = clk_table->entries[i].dispclk_mhz; in dcn314_update_bw_bounding_box_fpu() 244 clock_limits[i].dispclk_mhz = max_dispclk_mhz ? max_dispclk_mhz : in dcn314_update_bw_bounding_box_fpu() 245 dcn3_14_soc.clock_limits[closest_clk_lvl].dispclk_mhz; in dcn314_update_bw_bounding_box_fpu()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
A D | dcn20_fpu.c | 225 .dispclk_mhz = 513.0, 236 .dispclk_mhz = 642.0, 247 .dispclk_mhz = 734.0, 258 .dispclk_mhz = 1100.0, 269 .dispclk_mhz = 1284.0, 336 .dispclk_mhz = 513.0, 347 .dispclk_mhz = 642.0, 358 .dispclk_mhz = 734.0, 520 .dispclk_mhz = 600.0, 1847 if (bb->clock_limits[i-1].dispclk_mhz != bb->clock_limits[i].dispclk_mhz) in dcn20_cap_soc_clocks() [all …]
|
A D | display_rq_dlg_calc_20v2.c | 814 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20v2_rq_dlg_get_dlg_params()
|
A D | display_rq_dlg_calc_20.c | 814 double dispclk_freq_in_mhz = clks->dispclk_mhz; in dml20_rq_dlg_get_dlg_params()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn302/ |
A D | dcn302_fpu.c | 117 .dispclk_mhz = 562.0, 226 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn302_fpu_update_bw_bounding_box() 227 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn302_fpu_update_bw_bounding_box() 236 max_dispclk_mhz = dcn3_02_soc.clock_limits[0].dispclk_mhz; in dcn302_fpu_update_bw_bounding_box() 315 dcn3_02_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn302_fpu_update_bw_bounding_box()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn303/ |
A D | dcn303_fpu.c | 116 .dispclk_mhz = 562.0, 222 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn303_fpu_update_bw_bounding_box() 223 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn303_fpu_update_bw_bounding_box() 232 max_dispclk_mhz = dcn3_03_soc.clock_limits[0].dispclk_mhz; in dcn303_fpu_update_bw_bounding_box() 310 dcn3_03_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn303_fpu_update_bw_bounding_box()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
A D | dcn315_clk_mgr.c | 255 .dispclk_mhz = 640, 263 .dispclk_mhz = 739, 271 .dispclk_mhz = 960, 279 .dispclk_mhz = 1200, 287 .dispclk_mhz = 1372, 512 bw_params->clk_table.entries[i].dispclk_mhz = clock_table->DispClocks[i]; in dcn315_clk_mgr_helper_populate_bw_params() 541 if (!bw_params->clk_table.entries[i].dispclk_mhz) in dcn315_clk_mgr_helper_populate_bw_params() 542 bw_params->clk_table.entries[i].dispclk_mhz = def_max.dispclk_mhz; in dcn315_clk_mgr_helper_populate_bw_params()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn321/ |
A D | dcn321_fpu.c | 111 .dispclk_mhz = 2150.0, 280 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in build_synthetic_soc_states() 281 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in build_synthetic_soc_states() 310 entry.dispclk_mhz = max_dispclk_mhz; in build_synthetic_soc_states() 573 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn321_update_bw_bounding_box_fpu() 574 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn321_update_bw_bounding_box_fpu() 583 max_dispclk_mhz = dcn3_21_soc.clock_limits[0].dispclk_mhz; in dcn321_update_bw_bounding_box_fpu() 662 dcn3_21_soc.clock_limits[i].dispclk_mhz = max_dispclk_mhz; in dcn321_update_bw_bounding_box_fpu()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
A D | dcn30_fpu.c | 129 .dispclk_mhz = 562.0, 508 …pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&context->bw_ctx.dml, pipes, pipe_cn… in dcn30_fpu_calculate_wm_and_dlg() 512 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn30_fpu_calculate_wm_and_dlg() 515 if (dc->debug.min_disp_clk_khz > pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000) in dcn30_fpu_calculate_wm_and_dlg() 516 pipes[pipe_idx].clks_cfg.dispclk_mhz = dc->debug.min_disp_clk_khz / 1000.0; in dcn30_fpu_calculate_wm_and_dlg() 549 dcn30_bb_max_clk->max_dispclk_mhz = dcn3_0_soc.clock_limits[0].dispclk_mhz; in dcn30_fpu_update_max_clk() 600 dcn3_0_soc.clock_limits[i].dispclk_mhz = dcn30_bb_max_clk->max_dispclk_mhz; in dcn30_fpu_update_bw_bounding_box()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
A D | dcn314_clk_mgr.c | 629 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn314_clk_mgr_helper_populate_bw_params() 645 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn314_clk_mgr_helper_populate_bw_params() 655 …bw_params->clk_table.entries[i].dispclk_mhz = find_max_clk_value(clock_table->DispClocks, NUM_DISP… in dcn314_clk_mgr_helper_populate_bw_params() 676 if (!bw_params->clk_table.entries[i].dispclk_mhz) in dcn314_clk_mgr_helper_populate_bw_params() 677 bw_params->clk_table.entries[i].dispclk_mhz = def_max.dispclk_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
A D | amdgpu_socbb.h | 33 uint32_t dispclk_mhz; member
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
A D | dcn32_fpu.c | 113 .dispclk_mhz = 2150.0, 2166 pipes[pipe_idx].clks_cfg.dispclk_mhz = context->bw_ctx.dml.soc.clock_limits[0].dispclk_mhz; in dcn32_calculate_wm_and_dlg_fpu() 2250 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in dcn32_patch_dpm_table() 2251 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn32_patch_dpm_table() 2269 bw_params->clk_table.entries[0].dispclk_mhz = dcn3_2_soc.clock_limits[0].dispclk_mhz; in dcn32_patch_dpm_table() 2301 if (bw_params->clk_table.entries[i].dispclk_mhz > max_dispclk_mhz) in build_synthetic_soc_states() 2302 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in build_synthetic_soc_states() 2331 entry.dispclk_mhz = max_dispclk_mhz; in build_synthetic_soc_states() 2586 max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn32_update_bw_bounding_box_fpu() 2597 max_dispclk_mhz = dcn3_2_soc.clock_limits[0].dispclk_mhz; in dcn32_update_bw_bounding_box_fpu() [all …]
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/ |
A D | dcn32_clk_mgr.c | 199 &clk_mgr_base->bw_params->clk_table.entries[0].dispclk_mhz, in dcn32_init_clocks() 210 if (clk_mgr_base->bw_params->clk_table.entries[i].dispclk_mhz in dcn32_init_clocks() 212 clk_mgr_base->bw_params->clk_table.entries[i].dispclk_mhz in dcn32_init_clocks() 216 if (clk_mgr_base->bw_params->clk_table.entries[i].dispclk_mhz > 1950) in dcn32_init_clocks() 217 clk_mgr_base->bw_params->clk_table.entries[i].dispclk_mhz = 1950; in dcn32_init_clocks()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dml/ |
A D | display_mode_structs.h | 165 double dispclk_mhz; member 550 double dispclk_mhz; member
|
A D | display_mode_lib.c | 281 dml_print("DML PARAMS: dispclk_mhz = %3.2f\n", clks_cfg->dispclk_mhz); in dml_log_pipe_params()
|
A D | display_mode_vba.c | 405 mode_lib->vba.MaxDispclk[i] = soc->clock_limits[i].dispclk_mhz; in fetch_socbb_params() 1091 if (mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz > 0.0) in ModeSupportAndSystemConfiguration() 1092 mode_lib->vba.DISPCLK = mode_lib->vba.cache_pipes[0].clks_cfg.dispclk_mhz; in ModeSupportAndSystemConfiguration() 1094 mode_lib->vba.DISPCLK = soc->clock_limits[mode_lib->vba.VoltageLevel].dispclk_mhz; in ModeSupportAndSystemConfiguration()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn201/ |
A D | dcn201_resource.c | 146 .dispclk_mhz = 300.0, 157 .dispclk_mhz = 1200.0, 168 .dispclk_mhz = 1200.0, 179 .dispclk_mhz = 1200.0, 190 .dispclk_mhz = 1200.0,
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/ |
A D | clk_mgr.h | 91 unsigned int dispclk_mhz; member
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
A D | dcn30_clk_mgr.c | 150 &clk_mgr_base->bw_params->clk_table.entries[0].dispclk_mhz, in dcn3_init_clocks()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
A D | dcn316_clk_mgr.c | 550 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn316_clk_mgr_helper_populate_bw_params()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
A D | dcn31_clk_mgr.c | 608 bw_params->clk_table.entries[i].dispclk_mhz = max_dispclk; in dcn31_clk_mgr_helper_populate_bw_params()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn30/ |
A D | dcn30_resource.c | 2137 if (bw_params->clk_table.entries[i].dispclk_mhz > dcn30_bb_max_clk.max_dispclk_mhz) in dcn30_update_bw_bounding_box() 2138 dcn30_bb_max_clk.max_dispclk_mhz = bw_params->clk_table.entries[i].dispclk_mhz; in dcn30_update_bw_bounding_box()
|
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/ |
A D | dcn32_hwseq.c | 703 clocks->dispclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].dispclk_mhz * 1000; in dcn32_initialize_min_clocks()
|