| /linux-6.3-rc2/drivers/clk/meson/ |
| A D | clk-cpu-dyndiv.c | 47 ret = divider_get_val(rate, parent_rate, NULL, data->div.width, 0); in meson_clk_cpu_dyndiv_set_rate()
|
| A D | clk-regmap.c | 111 ret = divider_get_val(rate, parent_rate, div->table, div->width, in clk_regmap_div_set_rate()
|
| /linux-6.3-rc2/drivers/clk/actions/ |
| A D | owl-divider.c | 69 val = divider_get_val(rate, parent_rate, div_hw->table, in owl_divider_helper_set_rate()
|
| /linux-6.3-rc2/drivers/clk/sprd/ |
| A D | div.c | 63 val = divider_get_val(rate, parent_rate, NULL, in sprd_div_helper_set_rate()
|
| /linux-6.3-rc2/drivers/clk/qcom/ |
| A D | clk-regmap-divider.c | 49 div = divider_get_val(rate, parent_rate, NULL, divider->width, in div_set_rate()
|
| /linux-6.3-rc2/drivers/clk/ |
| A D | clk-divider.c | 470 int divider_get_val(unsigned long rate, unsigned long parent_rate, in divider_get_val() function
485 EXPORT_SYMBOL_GPL(divider_get_val);
495 value = divider_get_val(rate, parent_rate, divider->table, in clk_divider_set_rate()
|
| A D | clk-milbeaut.c | 419 value = divider_get_val(rate, parent_rate, divider->table, in m10v_clk_divider_set_rate()
|
| A D | clk-bm1880.c | 643 value = divider_get_val(rate, parent_rate, div->table, in bm1880_clk_div_set_rate()
|
| /linux-6.3-rc2/drivers/clk/hisilicon/ |
| A D | clkdivider-hi6220.c | 75 value = divider_get_val(rate, parent_rate, dclk->table, in hi6220_clkdiv_set_rate()
|
| /linux-6.3-rc2/drivers/clk/sunxi-ng/ |
| A D | ccu_div.c | 102 val = divider_get_val(rate, parent_rate, cd->div.table, cd->div.width, in ccu_div_set_rate()
|
| /linux-6.3-rc2/drivers/clk/imx/ |
| A D | clk-divider-gate.c | 82 value = divider_get_val(rate, parent_rate, div->table, in clk_divider_gate_set_rate()
|
| A D | clk-composite-93.c | 115 value = divider_get_val(rate, parent_rate, divider->table, divider->width, divider->flags); in imx93_clk_composite_divider_set_rate()
|
| /linux-6.3-rc2/drivers/clk/microchip/ |
| A D | clk-mpfs.c | 149 divider_setting = divider_get_val(rate_before_ctrl, prate, NULL, MSSPLL_POSTDIV_WIDTH, in mpfs_clk_msspll_set_rate()
|
| /linux-6.3-rc2/drivers/rtc/ |
| A D | rtc-ac100.c | 229 div = divider_get_val(rate * ac100_clkout_prediv[pre_div].div, in ac100_clkout_set_rate()
|
| /linux-6.3-rc2/drivers/clk/x86/ |
| A D | clk-cgu.c | 152 value = divider_get_val(rate, prate, divider->table, in lgm_clk_divider_set_rate()
|
| /linux-6.3-rc2/drivers/clk/stm32/ |
| A D | clk-stm32-core.c | 237 value = divider_get_val(rate, parent_rate, divider->table, in stm32_divider_set_rate()
|
| /linux-6.3-rc2/drivers/gpu/drm/msm/dsi/phy/ |
| A D | dsi_phy_14nm.c | 648 value = divider_get_val(rate, parent_rate, NULL, postdiv->width, in dsi_pll_14nm_postdiv_set_rate()
|
| /linux-6.3-rc2/include/linux/ |
| A D | clk-provider.h | 702 int divider_get_val(unsigned long rate, unsigned long parent_rate,
|
| /linux-6.3-rc2/drivers/clk/nxp/ |
| A D | clk-lpc32xx.c | 984 value = divider_get_val(rate, parent_rate, divider->table, in clk_divider_set_rate()
|
| /linux-6.3-rc2/drivers/phy/ti/ |
| A D | phy-j721e-wiz.c | 952 val = divider_get_val(rate, parent_rate, div->table, 2, 0x0); in wiz_clk_div_set_rate()
|