Home
last modified time | relevance | path

Searched refs:dpll_md (Results 1 – 9 of 9) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/gma500/
A Dcdv_intel_crt.c97 u32 adpa, dpll_md; in cdv_intel_crt_mode_set() local
112 dpll_md = REG_READ(dpll_md_reg); in cdv_intel_crt_mode_set()
114 dpll_md & ~DPLL_MD_UDI_MULTIPLIER_MASK); in cdv_intel_crt_mode_set()
A Dcdv_device.c504 .dpll_md = DPLL_A_MD,
529 .dpll_md = DPLL_B_MD,
A Dpsb_drv.h237 u32 dpll_md; member
271 u32 dpll_md; member
A Dcdv_intel_display.c780 …REG_WRITE(map->dpll_md, (0 << DPLL_MD_UDI_DIVIDER_SHIFT) | ((sdvo_pixel_multiply - 1) << DPLL_MD_U… in cdv_intel_crtc_mode_set()
/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_dpll.c878 u32 dpll_md = (crtc_state->pixel_multiplier - 1) in i9xx_compute_dpll() local
880 crtc_state->dpll_hw_state.dpll_md = dpll_md; in i9xx_compute_dpll()
1195 crtc_state->dpll_hw_state.dpll_md = in vlv_compute_dpll()
1212 crtc_state->dpll_hw_state.dpll_md = in chv_compute_dpll()
1579 crtc_state->dpll_hw_state.dpll_md); in i9xx_enable_pll()
1752 crtc_state->dpll_hw_state.dpll_md); in vlv_enable_pll()
1911 crtc_state->dpll_hw_state.dpll_md); in chv_enable_pll()
1913 dev_priv->display.state.chv_dpll_md[pipe] = crtc_state->dpll_hw_state.dpll_md; in chv_enable_pll()
1924 crtc_state->dpll_hw_state.dpll_md); in chv_enable_pll()
A Dintel_dpll_mgr.h188 u32 dpll_md; member
A Dintel_display_debugfs.c953 pll->state.hw_state.dpll_md); in i915_shared_dplls_info()
A Dintel_dpll_mgr.c564 hw_state->dpll_md, in ibx_dump_hw_state()
4446 hw_state->dpll_md, in intel_dpll_dump_hw_state()
A Dintel_display.c3255 pipe_config->dpll_hw_state.dpll_md = tmp; in i9xx_get_pipe_config()
5798 PIPE_CONF_CHECK_X(dpll_hw_state.dpll_md); in intel_pipe_config_compare()

Completed in 51 milliseconds