Home
last modified time | relevance | path

Searched refs:dpp (Results 1 – 25 of 56) sorted by relevance

123

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/inc/hw/
A Ddpp.h172 struct dpp *dpp,
177 struct dpp *dpp,
182 struct dpp *dpp,
186 struct dpp *dpp,
190 struct dpp *dpp,
194 struct dpp *dpp,
198 struct dpp *dpp,
203 struct dpp *dpp,
207 struct dpp *dpp,
211 struct dpp *dpp,
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_dpp_cm.c43 dpp->tf_regs->reg
46 dpp->base.ctx
50 dpp->tf_shift->field_name, dpp->tf_mask->field_name
92 struct dcn10_dpp *dpp, in program_gamut_remap() argument
129 dpp->base.ctx, in program_gamut_remap()
139 dpp->base.ctx, in program_gamut_remap()
149 dpp->base.ctx, in program_gamut_remap()
161 struct dpp *dpp_base, in dpp1_cm_set_gamut_remap()
231 dpp->base.ctx, in dpp1_cm_program_color_matrix()
240 struct dpp *dpp_base, in dpp1_cm_set_output_csc_default()
[all …]
A Ddcn10_dpp.c42 dpp->tf_regs->reg
45 dpp->base.ctx
49 dpp->tf_shift->field_name, dpp->tf_mask->field_name
125 struct dpp *dpp, in dpp1_get_optimal_number_of_taps() argument
194 dpp->filter_h = NULL; in dpp_reset()
195 dpp->filter_v = NULL; in dpp_reset()
197 memset(&dpp->scl_data, 0, sizeof(dpp->scl_data)); in dpp_reset()
198 memset(&dpp->pwl_data, 0, sizeof(dpp->pwl_data)); in dpp_reset()
237 dpp->is_write_to_ram_a_safe = !dpp->is_write_to_ram_a_safe; in dpp1_cm_set_regamma_pwl()
260 struct dpp *dpp_base, in dpp1_set_degamma_format_float()
[all …]
A Ddcn10_dpp_dscl.c47 dpp->tf_regs->reg
50 dpp->base.ctx
54 dpp->tf_shift->field_name, dpp->tf_mask->field_name
127 struct dpp *dpp_base, in dpp1_dscl_get_dscl_mode()
161 struct dpp *dpp_base, in dpp1_power_on_dscl()
183 struct dcn10_dpp *dpp, in dpp1_dscl_set_lb() argument
245 struct dcn10_dpp *dpp, in dpp1_dscl_set_scaler_filter() argument
283 struct dcn10_dpp *dpp, in dpp1_dscl_set_scl_filter() argument
345 dpp->filter_h = filter_h; in dpp1_dscl_set_scl_filter()
351 dpp->filter_v = filter_v; in dpp1_dscl_set_scl_filter()
[all …]
A Ddcn10_resource.c571 static void dcn10_dpp_destroy(struct dpp **dpp) in dcn10_dpp_destroy() argument
573 kfree(TO_DCN10_DPP(*dpp)); in dcn10_dpp_destroy()
574 *dpp = NULL; in dcn10_dpp_destroy()
581 struct dcn10_dpp *dpp = in dcn10_dpp_create() local
584 if (!dpp) in dcn10_dpp_create()
587 dpp1_construct(dpp, ctx, inst, in dcn10_dpp_create()
589 return &dpp->base; in dcn10_dpp_create()
1366 dc->caps.color.dpp.dcn_arch = 1; in dcn10_resource_construct()
1368 dc->caps.color.dpp.icsc = 1; in dcn10_resource_construct()
1369 dc->caps.color.dpp.dgam_ram = 1; in dcn10_resource_construct()
[all …]
A Ddcn10_hw_sequencer.c298 struct dpp *dpp = pool->dpps[i]; in dcn10_log_hw_state() local
301 dpp->funcs->dpp_read_state(dpp, &s); in dcn10_log_hw_state()
1223 struct dpp *dpp, in dcn10_plane_atomic_power_down() argument
1239 dpp->funcs->dpp_reset(dpp); in dcn10_plane_atomic_power_down()
1254 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_plane_atomic_disable() local
1392 dpp->funcs->dpp_reset(dpp); in dcn10_init_pipes()
1398 pipe_ctx->plane_res.dpp = dpp; in dcn10_init_pipes()
1847 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_set_output_transfer_func() local
2582 dpp->funcs->dpp_setup(dpp, in dcn10_update_dpp()
2712 struct dpp *dpp = pipe_ctx->plane_res.dpp; in dcn10_update_dchubp_dpp() local
[all …]
A Ddcn10_dpp.h30 #define TO_DCN10_DPP(dpp)\ argument
1353 struct dpp base;
1378 struct dpp *dpp_base,
1382 struct dpp *dpp_base,
1404 struct dpp *dpp_base,
1408 struct dpp *dpp_base,
1412 struct dpp *dpp_base,
1460 struct dpp *dpp_base,
1485 struct dpp *dpp,
1489 struct dpp *dpp_base,
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_dpp_cm.c34 dpp->tf_regs->reg
37 dpp->base.ctx
41 dpp->tf_shift->field_name, dpp->tf_mask->field_name
44 struct dpp *dpp_base) in dpp3_enable_cm_block()
81 struct dpp *dpp_base, in dpp3_program_gammcor_lut()
130 struct dpp *dpp_base, in dpp3_power_on_gamcor_lut()
149 struct dpp *dpp_base, in dpp3_program_cm_dealpha()
160 struct dpp *dpp_base, in dpp3_program_cm_bias()
172 struct dcn3_dpp *dpp, in dpp3_gamcor_reg_field() argument
355 dpp->base.ctx, in program_gamut_remap()
[all …]
A Ddcn30_dpp.c34 dpp->tf_regs->reg
37 dpp->base.ctx
41 dpp->tf_shift->field_name, dpp->tf_mask->field_name
55 struct dpp *dpp_base, in dpp3_program_post_csc()
118 dpp->base.ctx, in dpp3_program_post_csc()
171 struct dpp *dpp_base, in dpp3_cnv_setup()
352 struct dpp *dpp_base, in dpp3_set_cursor_attributes()
383 struct dpp *dpp, in dpp3_get_optimal_number_of_taps() argument
531 struct dpp *dpp_base, in dpp3_power_on_blnd_lut()
551 struct dpp *dpp_base, in dpp3_power_on_hdr3dlut()
[all …]
A Ddcn30_dpp.h30 #define TO_DCN30_DPP(dpp)\ argument
559 struct dpp base;
588 struct dpp *dpp_base,
595 struct dpp *dpp,
600 struct dpp *dpp_base,
608 struct dpp *dpp_base,
612 struct dpp *dpp_base,
616 struct dpp *dpp_base,
623 struct dpp *dpp_base,
627 struct dpp *dpp_base,
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_dpp_cm.c37 dpp->tf_regs->reg
43 dpp->base.ctx
47 dpp->tf_shift->field_name, dpp->tf_mask->field_name
51 struct dpp *dpp_base) in dpp2_enable_cm_block()
65 struct dpp *dpp_base, in dpp2_degamma_ram_inuse()
86 struct dpp *dpp_base, in dpp2_program_degamma_lut()
117 struct dpp *dpp_base, in dpp2_set_degamma_pwl()
135 struct dpp *dpp_base, in dpp2_set_degamma()
203 dpp->base.ctx, in program_gamut_remap()
214 struct dpp *dpp_base, in dpp2_cm_set_gamut_remap()
[all …]
A Ddcn20_dpp.c42 dpp->tf_regs->reg
45 dpp->base.ctx
49 dpp->tf_shift->field_name, dpp->tf_mask->field_name
76 struct dpp *dpp_base, in dpp2_power_on_obuf()
91 struct dpp *dpp_base, in dpp2_dummy_program_input_lut()
96 struct dpp *dpp_base, in dpp2_cnv_setup()
315 struct dpp *dpp_base, in dpp2_cnv_set_alpha_keyer()
338 struct dpp *dpp_base, in dpp2_set_cursor_attributes()
367 struct dpp *dpp, in oppn20_dummy_program_regamma_pwl() argument
404 struct dcn20_dpp *dpp, in dpp2_construct() argument
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_dpp.c35 dpp->tf_regs->reg
38 dpp->base.ctx
42 dpp->tf_shift->field_name, dpp->tf_mask->field_name
45 struct dpp *dpp_base, in dpp201_cnv_setup()
184 struct dpp *dpp, in dpp201_get_optimal_number_of_taps() argument
293 struct dcn201_dpp *dpp, in dpp201_construct() argument
300 dpp->base.ctx = ctx; in dpp201_construct()
302 dpp->base.inst = inst; in dpp201_construct()
306 dpp->tf_regs = tf_regs; in dpp201_construct()
307 dpp->tf_shift = tf_shift; in dpp201_construct()
[all …]
A Ddcn201_resource.c620 static void dcn201_dpp_destroy(struct dpp **dpp) in dcn201_dpp_destroy() argument
622 kfree(TO_DCN201_DPP(*dpp)); in dcn201_dpp_destroy()
623 *dpp = NULL; in dcn201_dpp_destroy()
630 struct dcn201_dpp *dpp = in dcn201_dpp_create() local
633 if (!dpp) in dcn201_dpp_create()
638 return &dpp->base; in dcn201_dpp_create()
640 kfree(dpp); in dcn201_dpp_create()
1120 dc->caps.color.dpp.dcn_arch = 1; in dcn201_resource_construct()
1122 dc->caps.color.dpp.icsc = 1; in dcn201_resource_construct()
1123 dc->caps.color.dpp.dgam_ram = 1; in dcn201_resource_construct()
[all …]
A Ddcn201_dpp.h30 #define TO_DCN201_DPP(dpp)\ argument
31 container_of(dpp, struct dcn201_dpp, base)
58 struct dpp base;
A Ddcn201_hwseq.c298 struct dpp *dpp = res_pool->dpps[i]; in dcn201_init_hw() local
300 dpp->funcs->dpp_reset(dpp); in dcn201_init_hw()
318 struct dpp *dpp = res_pool->dpps[i]; in dcn201_init_hw() local
324 pipe_ctx->plane_res.dpp = dpp; in dcn201_init_hw()
325 pipe_ctx->plane_res.mpcc_inst = dpp->inst; in dcn201_init_hw()
326 hubp->mpcc_id = dpp->inst; in dcn201_init_hw()
393 int dpp_id = pipe_ctx->plane_res.dpp->inst; in dcn201_plane_atomic_disconnect()
579 pipe_ctx->plane_res.dpp->funcs->set_cursor_attributes( in dcn201_set_cursor_attribute()
580 pipe_ctx->plane_res.dpp, attributes); in dcn201_set_cursor_attribute()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/
A Ddcn32_dpp.c146 struct dcn3_dpp *dpp, in dpp32_construct() argument
153 dpp->base.ctx = ctx; in dpp32_construct()
155 dpp->base.inst = inst; in dpp32_construct()
156 dpp->base.funcs = &dcn32_dpp_funcs; in dpp32_construct()
157 dpp->base.caps = &dcn32_dpp_cap; in dpp32_construct()
159 dpp->tf_regs = tf_regs; in dpp32_construct()
160 dpp->tf_shift = tf_shift; in dpp32_construct()
161 dpp->tf_mask = tf_mask; in dpp32_construct()
/linux-6.3-rc2/Documentation/devicetree/bindings/media/i2c/
A Dadv7604.yaml36 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
37 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
38 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
39 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
40 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
41 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
42 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
43 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
44 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
45 - enum: [ avlink, cec, infoframe, esdp, dpp, afe, rep, edid, hdmi, test, cp, vdp ]
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn303/
A Ddcn303_resource.c517 if (!dpp) in dcn303_dpp_create()
521 return &dpp->base; in dcn303_dpp_create()
524 kfree(dpp); in dcn303_dpp_create()
1182 dc->caps.color.dpp.dcn_arch = 1; in dcn303_resource_construct()
1183 dc->caps.color.dpp.input_lut_shared = 0; in dcn303_resource_construct()
1184 dc->caps.color.dpp.icsc = 1; in dcn303_resource_construct()
1191 dc->caps.color.dpp.post_csc = 1; in dcn303_resource_construct()
1192 dc->caps.color.dpp.gamma_corr = 1; in dcn303_resource_construct()
1195 dc->caps.color.dpp.hw_3d_lut = 1; in dcn303_resource_construct()
1196 dc->caps.color.dpp.ogam_ram = 1; in dcn303_resource_construct()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_resource.c557 if (!dpp) in dcn302_dpp_create()
561 return &dpp->base; in dcn302_dpp_create()
564 kfree(dpp); in dcn302_dpp_create()
1256 dc->caps.color.dpp.dcn_arch = 1; in dcn302_resource_construct()
1257 dc->caps.color.dpp.input_lut_shared = 0; in dcn302_resource_construct()
1258 dc->caps.color.dpp.icsc = 1; in dcn302_resource_construct()
1265 dc->caps.color.dpp.post_csc = 1; in dcn302_resource_construct()
1266 dc->caps.color.dpp.gamma_corr = 1; in dcn302_resource_construct()
1269 dc->caps.color.dpp.hw_3d_lut = 1; in dcn302_resource_construct()
1270 dc->caps.color.dpp.ogam_ram = 1; in dcn302_resource_construct()
[all …]
/linux-6.3-rc2/arch/sparc/vdso/
A Dvma.c250 struct page *dp, **dpp = NULL; in init_vdso_image() local
290 dpp = kcalloc(dnpages, sizeof(struct page *), GFP_KERNEL); in init_vdso_image()
291 vvar_mapping.pages = dpp; in init_vdso_image()
293 if (!dpp) in init_vdso_image()
300 dpp[0] = dp; in init_vdso_image()
318 if (dpp != NULL) { in init_vdso_image()
320 if (dpp[i] != NULL) in init_vdso_image()
321 __free_page(dpp[i]); in init_vdso_image()
323 kfree(dpp); in init_vdso_image()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn301/
A Ddcn301_resource.c724 static void dcn301_dpp_destroy(struct dpp **dpp) in dcn301_dpp_destroy() argument
726 kfree(TO_DCN20_DPP(*dpp)); in dcn301_dpp_destroy()
727 *dpp = NULL; in dcn301_dpp_destroy()
732 struct dcn3_dpp *dpp = in dcn301_dpp_create() local
735 if (!dpp) in dcn301_dpp_create()
740 return &dpp->base; in dcn301_dpp_create()
743 kfree(dpp); in dcn301_dpp_create()
1464 dc->caps.color.dpp.dcn_arch = 1; in dcn301_resource_construct()
1466 dc->caps.color.dpp.icsc = 1; in dcn301_resource_construct()
1473 dc->caps.color.dpp.post_csc = 1; in dcn301_resource_construct()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_resource.c503 struct dcn20_dpp *dpp = in dcn21_dpp_create() local
506 if (!dpp) in dcn21_dpp_create()
509 if (dpp2_construct(dpp, ctx, inst, in dcn21_dpp_create()
511 return &dpp->base; in dcn21_dpp_create()
514 kfree(dpp); in dcn21_dpp_create()
1470 dc->caps.color.dpp.dcn_arch = 1; in dcn21_resource_construct()
1472 dc->caps.color.dpp.icsc = 1; in dcn21_resource_construct()
1473 dc->caps.color.dpp.dgam_ram = 1; in dcn21_resource_construct()
1479 dc->caps.color.dpp.post_csc = 0; in dcn21_resource_construct()
1484 dc->caps.color.dpp.ogam_ram = 1; in dcn21_resource_construct()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn316/
A Ddcn316_resource.c919 static void dcn31_dpp_destroy(struct dpp **dpp) in dcn31_dpp_destroy() argument
921 kfree(TO_DCN20_DPP(*dpp)); in dcn31_dpp_destroy()
922 *dpp = NULL; in dcn31_dpp_destroy()
929 struct dcn3_dpp *dpp = in dcn31_dpp_create() local
932 if (!dpp) in dcn31_dpp_create()
937 return &dpp->base; in dcn31_dpp_create()
940 kfree(dpp); in dcn31_dpp_create()
1798 dc->caps.color.dpp.dcn_arch = 1; in dcn316_resource_construct()
1800 dc->caps.color.dpp.icsc = 1; in dcn316_resource_construct()
1807 dc->caps.color.dpp.post_csc = 1; in dcn316_resource_construct()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn314/
A Ddcn314_resource.c956 static void dcn31_dpp_destroy(struct dpp **dpp) in dcn31_dpp_destroy() argument
958 kfree(TO_DCN20_DPP(*dpp)); in dcn31_dpp_destroy()
959 *dpp = NULL; in dcn31_dpp_destroy()
966 struct dcn3_dpp *dpp = in dcn31_dpp_create() local
969 if (!dpp) in dcn31_dpp_create()
974 return &dpp->base; in dcn31_dpp_create()
977 kfree(dpp); in dcn31_dpp_create()
1848 dc->caps.color.dpp.dcn_arch = 1; in dcn314_resource_construct()
1850 dc->caps.color.dpp.icsc = 1; in dcn314_resource_construct()
1857 dc->caps.color.dpp.post_csc = 1; in dcn314_resource_construct()
[all …]

Completed in 63 milliseconds

123