Home
last modified time | relevance | path

Searched refs:enable_reg (Results 1 – 25 of 293) sorted by relevance

12345678910>>...12

/linux-6.3-rc2/drivers/clk/qcom/
A Dgcc-msm8660.c46 .enable_reg = 0x34c0,
125 .enable_reg = 0x29d4,
141 .enable_reg = 0x29d4,
176 .enable_reg = 0x29f4,
192 .enable_reg = 0x29f4,
227 .enable_reg = 0x2a14,
243 .enable_reg = 0x2a14,
278 .enable_reg = 0x2a34,
294 .enable_reg = 0x2a34,
329 .enable_reg = 0x2a54,
[all …]
A Dgcc-mdm9615.c57 .enable_reg = 0x34c0,
68 .enable_reg = 0x34c0,
95 .enable_reg = 0x34c0,
122 .enable_reg = 0x34c0,
205 .enable_reg = 0x29d4,
221 .enable_reg = 0x29d4,
256 .enable_reg = 0x29f4,
272 .enable_reg = 0x29f4,
307 .enable_reg = 0x2a14,
323 .enable_reg = 0x2a14,
[all …]
A Dgcc-sm8250.c39 .enable_reg = 0x52018,
78 .enable_reg = 0x52018,
95 .enable_reg = 0x52018,
1114 .enable_reg = 0xf080,
1165 .enable_reg = 0xb02c,
1178 .enable_reg = 0xb030,
1191 .enable_reg = 0xb040,
1204 .enable_reg = 0xf07c,
1297 .enable_reg = 0xb034,
1310 .enable_reg = 0xb038,
[all …]
A Dgcc-ipq806x.c49 .enable_reg = 0x34c0,
78 .enable_reg = 0x34c0,
107 .enable_reg = 0x34c0,
214 .enable_reg = 0x34c0,
432 .enable_reg = 0x29d4,
448 .enable_reg = 0x29d4,
483 .enable_reg = 0x29f4,
499 .enable_reg = 0x29f4,
534 .enable_reg = 0x2a34,
550 .enable_reg = 0x2a34,
[all …]
A Dgcc-sm8150.c40 .enable_reg = 0x52000,
83 .enable_reg = 0x52000,
101 .enable_reg = 0x52000,
1185 .enable_reg = 0xf07c,
1240 .enable_reg = 0xb008,
1254 .enable_reg = 0xb030,
1267 .enable_reg = 0xb034,
1281 .enable_reg = 0xb044,
1295 .enable_reg = 0xf078,
1411 .enable_reg = 0xb00c,
[all …]
A Dgcc-msm8960.c47 .enable_reg = 0x34c0,
78 .enable_reg = 0x34c0,
277 .enable_reg = 0x34c0,
369 .enable_reg = 0x29d4,
385 .enable_reg = 0x29d4,
420 .enable_reg = 0x29f4,
436 .enable_reg = 0x29f4,
471 .enable_reg = 0x2a14,
487 .enable_reg = 0x2a14,
522 .enable_reg = 0x2a34,
[all …]
A Dgcc-sc8180x.c53 .enable_reg = 0x52000,
95 .enable_reg = 0x52000,
114 .enable_reg = 0x52000,
133 .enable_reg = 0x52000,
1476 .enable_reg = 0xf07c,
1527 .enable_reg = 0xb030,
1540 .enable_reg = 0xb034,
1571 .enable_reg = 0xf078,
1652 .enable_reg = 0xb038,
1665 .enable_reg = 0xb03c,
[all …]
A Dgcc-sc8280xp.c115 .enable_reg = 0x52028,
152 .enable_reg = 0x52028,
167 .enable_reg = 0x52028,
182 .enable_reg = 0x52028,
197 .enable_reg = 0x52028,
212 .enable_reg = 0x52028,
2688 .enable_reg = 0xf080,
2951 .enable_reg = 0xf084,
5967 .enable_reg = 0xf010,
5985 .enable_reg = 0xf01c,
[all …]
A Dgcc-sm6350.c38 .enable_reg = 0x52010,
99 .enable_reg = 0x52010,
138 .enable_reg = 0x52010,
797 .enable_reg = 0x3e014,
817 .enable_reg = 0x3e014,
837 .enable_reg = 0x3e014,
857 .enable_reg = 0x3e010,
877 .enable_reg = 0x52000,
892 .enable_reg = 0x17008,
908 .enable_reg = 0x17018,
[all …]
A Dgcc-sm8450.c42 .enable_reg = 0x62018,
81 .enable_reg = 0x62018,
98 .enable_reg = 0x62018,
1088 .enable_reg = 0x62000,
1103 .enable_reg = 0x62000,
1118 .enable_reg = 0x870d4,
1138 .enable_reg = 0x870d4,
1158 .enable_reg = 0x49088,
1178 .enable_reg = 0x62000,
1193 .enable_reg = 0x36010,
[all …]
A Dmmcc-msm8960.c195 .enable_reg = 0x0140,
210 .enable_reg = 0x0140,
246 .enable_reg = 0x0154,
261 .enable_reg = 0x0154,
297 .enable_reg = 0x0220,
312 .enable_reg = 0x0220,
354 .enable_reg = 0x0040,
369 .enable_reg = 0x0040,
387 .enable_reg = 0x0040,
422 .enable_reg = 0x0024,
[all …]
A Dgcc-sm6125.c46 .enable_reg = 0x79000,
89 .enable_reg = 0x79000,
106 .enable_reg = 0x79000,
123 .enable_reg = 0x79000,
140 .enable_reg = 0x79000,
170 .enable_reg = 0x79000,
200 .enable_reg = 0x79000,
230 .enable_reg = 0x79000,
1363 .enable_reg = 0x1d004,
1378 .enable_reg = 0x1d008,
[all …]
A Dgcc-sc7180.c39 .enable_reg = 0x52010,
92 .enable_reg = 0x52010,
110 .enable_reg = 0x52010,
128 .enable_reg = 0x52010,
146 .enable_reg = 0x52010,
882 .enable_reg = 0xb020,
897 .enable_reg = 0xb080,
951 .enable_reg = 0x502c,
1046 .enable_reg = 0xb024,
1061 .enable_reg = 0xb084,
[all …]
A Dgcc-msm8976.c74 .enable_reg = 0x45000,
107 .enable_reg = 0x45000,
144 .enable_reg = 0x45000,
191 .enable_reg = 0x45000,
222 .enable_reg = 0x45000,
1692 .enable_reg = 0x2008,
1710 .enable_reg = 0x2004,
1728 .enable_reg = 0x3010,
1746 .enable_reg = 0x300c,
1764 .enable_reg = 0x4020,
[all …]
A Dgcc-sa8775p.c79 .enable_reg = 0x4b028,
116 .enable_reg = 0x4b028,
131 .enable_reg = 0x4b028,
146 .enable_reg = 0x4b028,
161 .enable_reg = 0x4b028,
176 .enable_reg = 0x4b028,
1691 .enable_reg = 0x4b000,
1706 .enable_reg = 0x810d4,
1726 .enable_reg = 0x830d4,
1746 .enable_reg = 0x830d4,
[all …]
A Dgcc-sm8550.c58 .enable_reg = 0x52018,
97 .enable_reg = 0x52018,
114 .enable_reg = 0x52018,
131 .enable_reg = 0x52018,
1216 .enable_reg = 0x52000,
1231 .enable_reg = 0x770e4,
1251 .enable_reg = 0x770e4,
1271 .enable_reg = 0x3908c,
1291 .enable_reg = 0x52000,
1306 .enable_reg = 0x26010,
[all …]
A Dgcc-msm8998.c39 .enable_reg = 0x52000,
110 .enable_reg = 0x52000,
181 .enable_reg = 0x52000,
252 .enable_reg = 0x52000,
323 .enable_reg = 0x52000,
1994 .enable_reg = 0x5018,
2218 .enable_reg = 0x9004,
2237 .enable_reg = 0x9030,
2250 .enable_reg = 0x900c,
2263 .enable_reg = 0x9000,
[all …]
A Dgcc-sc7280.c47 .enable_reg = 0x52010,
108 .enable_reg = 0x52010,
125 .enable_reg = 0x52010,
142 .enable_reg = 0x52010,
159 .enable_reg = 0x52010,
175 .enable_reg = 0x52000,
1341 .enable_reg = 0xf080,
1411 .enable_reg = 0xf07c,
2741 .enable_reg = 0xf010,
2759 .enable_reg = 0xf01c,
[all …]
A Dgcc-sdm845.c42 .enable_reg = 0x52000,
59 .enable_reg = 0x52000,
76 .enable_reg = 0x52000,
1260 .enable_reg = 0xb008,
1274 .enable_reg = 0xb020,
1287 .enable_reg = 0xb02c,
1342 .enable_reg = 0x502c,
1360 .enable_reg = 0x5030,
1451 .enable_reg = 0xb00c,
1465 .enable_reg = 0xb024,
[all …]
A Dgcc-sm8350.c46 .enable_reg = 0x52018,
85 .enable_reg = 0x52018,
103 .enable_reg = 0x52018,
1264 .enable_reg = 0x52000,
1388 .enable_reg = 0xf080,
1475 .enable_reg = 0xf07c,
2673 .enable_reg = 0x9044,
3163 .enable_reg = 0xf010,
3181 .enable_reg = 0xf010,
3194 .enable_reg = 0xf01c,
[all …]
A Dgcc-apq8084.c58 .enable_reg = 0x1480,
89 .enable_reg = 0x1480,
120 .enable_reg = 0x1480,
310 .enable_reg = 0x1bd0,
327 .enable_reg = 0x1bcc,
1353 .enable_reg = 0x1f14,
1386 .enable_reg = 0x1484,
1402 .enable_reg = 0x1484,
1419 .enable_reg = 0x1484,
1435 .enable_reg = 0x0648,
[all …]
A Dgcc-qdu1000.c52 .enable_reg = 0x62018,
90 .enable_reg = 0x62018,
124 .enable_reg = 0x62018,
158 .enable_reg = 0x62018,
175 .enable_reg = 0x62018,
192 .enable_reg = 0x62018,
226 .enable_reg = 0x62018,
243 .enable_reg = 0x62018,
260 .enable_reg = 0x62018,
1041 .enable_reg = 0x92008,
[all …]
A Dgcc-msm8996.c53 .enable_reg = 0x52000,
95 .enable_reg = 0x5200c,
112 .enable_reg = 0x5200c,
130 .enable_reg = 0x52000,
1246 .enable_reg = 0x0f03c,
1263 .enable_reg = 0x75038,
1280 .enable_reg = 0x6010,
1297 .enable_reg = 0x9008,
1314 .enable_reg = 0x9010,
1327 .enable_reg = 0x0f008,
[all …]
A Dgcc-qcs404.c71 .enable_reg = 0x45008,
88 .enable_reg = 0x45000,
104 .enable_reg = 0x45000,
120 .enable_reg = 0x45000,
166 .enable_reg = 0x45000,
194 .enable_reg = 0x45000,
1329 .enable_reg = 0x6028,
1347 .enable_reg = 0x6024,
1365 .enable_reg = 0x2008,
1383 .enable_reg = 0x2004,
[all …]
/linux-6.3-rc2/arch/arm/mach-omap1/
A Dclock.c194 regval32 = __raw_readl(clk->enable_reg); in omap1_clk_is_enabled()
196 regval32 = __raw_readw(clk->enable_reg); in omap1_clk_is_enabled()
396 __raw_writel(val, clk->enable_reg); in omap1_set_uart_rate()
534 if (unlikely(clk->enable_reg == NULL)) { in omap1_clk_enable_generic()
553 regval32 = __raw_readl(clk->enable_reg); in omap1_clk_enable_generic()
555 __raw_writel(regval32, clk->enable_reg); in omap1_clk_enable_generic()
557 regval16 = __raw_readw(clk->enable_reg); in omap1_clk_enable_generic()
559 __raw_writew(regval16, clk->enable_reg); in omap1_clk_enable_generic()
582 if (clk->enable_reg == NULL) in omap1_clk_disable_generic()
598 regval32 = __raw_readl(clk->enable_reg); in omap1_clk_disable_generic()
[all …]

Completed in 132 milliseconds

12345678910>>...12