| /linux-6.3-rc2/drivers/infiniband/hw/erdma/ |
| A D | erdma_eq.c | 175 struct erdma_eq_cb *eqc = &dev->ceqs[ceqn]; in erdma_set_ceq_irq() local
178 snprintf(eqc->irq.name, ERDMA_IRQNAME_SIZE, "erdma-ceq%u@pci:%s", ceqn, in erdma_set_ceq_irq()
180 eqc->irq.msix_vector = pci_irq_vector(dev->pdev, ceqn + 1); in erdma_set_ceq_irq()
186 &eqc->irq.affinity_hint_mask); in erdma_set_ceq_irq()
188 err = request_irq(eqc->irq.msix_vector, erdma_intr_ceq_handler, 0, in erdma_set_ceq_irq()
189 eqc->irq.name, eqc); in erdma_set_ceq_irq()
195 irq_set_affinity_hint(eqc->irq.msix_vector, in erdma_set_ceq_irq()
196 &eqc->irq.affinity_hint_mask); in erdma_set_ceq_irq()
203 struct erdma_eq_cb *eqc = &dev->ceqs[ceqn]; in erdma_free_ceq_irq() local
205 irq_set_affinity_hint(eqc->irq.msix_vector, NULL); in erdma_free_ceq_irq()
[all …]
|
| /linux-6.3-rc2/drivers/net/ethernet/mellanox/mlx5/core/ |
| A D | eq.c | 273 void *eqc; in create_map_eq() local
317 eqc = MLX5_ADDR_OF(create_eq_in, in, eq_context_entry); in create_map_eq()
318 MLX5_SET(eqc, eqc, log_eq_size, eq->fbc.log_sz); in create_map_eq()
319 MLX5_SET(eqc, eqc, uar_page, priv->uar->index); in create_map_eq()
320 MLX5_SET(eqc, eqc, intr, vecidx); in create_map_eq()
321 MLX5_SET(eqc, eqc, log_page_size, in create_map_eq()
|
| A D | debugfs.c | 367 param = 1 << MLX5_GET(eqc, ctx, log_eq_size); in eq_read_field()
370 param = MLX5_GET(eqc, ctx, intr); in eq_read_field()
373 param = MLX5_GET(eqc, ctx, log_page_size) + 12; in eq_read_field()
|
| /linux-6.3-rc2/arch/s390/include/asm/ |
| A D | eadm.h | 30 u8 eqc; member
|
| /linux-6.3-rc2/drivers/infiniband/hw/hns/ |
| A D | hns_roce_hw_v2.c | 6378 struct hns_roce_eq_context *eqc; in config_eqc() local
6382 eqc = mb_buf; in config_eqc()
6396 hr_reg_write(eqc, EQC_EQE_HOP_NUM, eq->hop_num); in config_eqc()
6398 hr_reg_write(eqc, EQC_COALESCE, eq->coalesce); in config_eqc()
6399 hr_reg_write(eqc, EQC_ARM_ST, eq->arm_st); in config_eqc()
6400 hr_reg_write(eqc, EQC_EQN, eq->eqn); in config_eqc()
6402 hr_reg_write(eqc, EQC_EQE_BA_PG_SZ, in config_eqc()
6404 hr_reg_write(eqc, EQC_EQE_BUF_PG_SZ, in config_eqc()
6420 hr_reg_write(eqc, EQC_EQE_BA_L, bt_ba >> 3); in config_eqc()
6421 hr_reg_write(eqc, EQC_EQE_BA_H, bt_ba >> 35); in config_eqc()
[all …]
|
| /linux-6.3-rc2/drivers/crypto/hisilicon/ |
| A D | qm.c | 3006 struct qm_eqc *eqc; in qm_eq_ctx_cfg() local
3010 eqc = kzalloc(sizeof(struct qm_eqc), GFP_KERNEL); in qm_eq_ctx_cfg()
3011 if (!eqc) in qm_eq_ctx_cfg()
3014 eqc->base_l = cpu_to_le32(lower_32_bits(qm->eqe_dma)); in qm_eq_ctx_cfg()
3015 eqc->base_h = cpu_to_le32(upper_32_bits(qm->eqe_dma)); in qm_eq_ctx_cfg()
3017 eqc->dw3 = cpu_to_le32(QM_EQE_AEQE_SIZE); in qm_eq_ctx_cfg()
3018 eqc->dw6 = cpu_to_le32(((u32)qm->eq_depth - 1) | (1 << QM_EQC_PHASE_SHIFT)); in qm_eq_ctx_cfg()
3020 eqc_dma = dma_map_single(dev, eqc, sizeof(struct qm_eqc), in qm_eq_ctx_cfg()
3023 kfree(eqc); in qm_eq_ctx_cfg()
3029 kfree(eqc); in qm_eq_ctx_cfg()
|
| /linux-6.3-rc2/arch/mips/include/asm/octeon/ |
| A D | cvmx-pciercx-defs.h | 258 __BITFIELD_FIELD(uint32_t eqc:1,
|
| /linux-6.3-rc2/drivers/s390/block/ |
| A D | scm_blk.c | 380 switch (scmrq->aob->response.eqc) { in scm_blk_handle_error()
|
| /linux-6.3-rc2/drivers/net/ethernet/mellanox/mlx4/ |
| A D | resource_tracker.c | 3061 static int eq_get_mtt_addr(struct mlx4_eq_context *eqc) in eq_get_mtt_addr() argument
3063 return be32_to_cpu(eqc->mtt_base_addr_l) & 0xfffffff8; in eq_get_mtt_addr()
3066 static int eq_get_mtt_size(struct mlx4_eq_context *eqc) in eq_get_mtt_size() argument
3068 int log_eq_size = eqc->log_eq_size & 0x1f; in eq_get_mtt_size()
3069 int page_shift = (eqc->log_page_size & 0x3f) + 12; in eq_get_mtt_size()
3102 struct mlx4_eq_context *eqc = inbox->buf; in mlx4_SW2HW_EQ_wrapper() local
3103 int mtt_base = eq_get_mtt_addr(eqc) / dev->caps.mtt_entry_sz; in mlx4_SW2HW_EQ_wrapper()
3104 int mtt_size = eq_get_mtt_size(eqc); in mlx4_SW2HW_EQ_wrapper()
|