Home
last modified time | relevance | path

Searched refs:ethsys (Results 1 – 17 of 17) sorted by relevance

/linux-6.3-rc2/Documentation/devicetree/bindings/arm/mediatek/
A Dmediatek,ethsys.txt1 Mediatek ethsys controller
4 The Mediatek ethsys controller provides various clocks to the system.
9 - "mediatek,mt2701-ethsys", "syscon"
10 - "mediatek,mt7622-ethsys", "syscon"
11 - "mediatek,mt7623-ethsys", "mediatek,mt2701-ethsys", "syscon"
12 - "mediatek,mt7629-ethsys", "syscon"
13 - "mediatek,mt7981-ethsys", "syscon"
14 - "mediatek,mt7986-ethsys", "syscon"
18 The ethsys controller uses the common clk binding from
24 ethsys: clock-controller@1b000000 {
[all …]
/linux-6.3-rc2/Documentation/devicetree/bindings/net/
A Dmediatek,net.yaml49 mediatek,ethsys:
280 - mediatek,ethsys
302 <&ethsys CLK_ETH_ESW_EN>,
303 <&ethsys CLK_ETH_GP0_EN>,
304 <&ethsys CLK_ETH_GP1_EN>,
305 <&ethsys CLK_ETH_GP2_EN>,
317 mediatek,ethsys = <&ethsys>;
382 clocks = <&ethsys CLK_ETH_FE_EN>,
383 <&ethsys CLK_ETH_GP2_EN>,
384 <&ethsys CLK_ETH_GP1_EN>,
[all …]
/linux-6.3-rc2/drivers/net/ethernet/mediatek/
A Dmtk_eth_path.c134 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in set_mux_gmac1_gmac2_to_sgmii_rgmii()
149 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in set_mux_gmac1_gmac2_to_sgmii_rgmii()
163 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in set_mux_gmac12_to_gephy_sgmii()
180 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in set_mux_gmac12_to_gephy_sgmii()
A Dmtk_eth_soc.c380 regmap_read(eth->ethsys, ETHSYS_SYSCFG, &val); in mt7621_gmac0_rgmii_adjust()
391 regmap_update_bits(eth->ethsys, ETHSYS_CLKCFG0, in mt7621_gmac0_rgmii_adjust()
416 regmap_update_bits(eth->ethsys, ETHSYS_CLKCFG0, in mtk_gmac0_rgmii_adjust()
561 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
564 regmap_write(eth->ethsys, ETHSYS_SYSCFG0, val); in mtk_mac_config()
575 regmap_read(eth->ethsys, ETHSYS_SYSCFG0, &val); in mtk_mac_config()
577 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_config()
612 regmap_update_bits(eth->ethsys, ETHSYS_SYSCFG0, in mtk_mac_finish()
3728 if (eth->ethsys) in mtk_hw_init()
4534 if (IS_ERR(eth->ethsys)) { in mtk_probe()
[all …]
A Dmtk_eth_soc.h1146 struct regmap *ethsys; member
/linux-6.3-rc2/arch/arm/boot/dts/
A Dmt7629.dtsi430 ethsys: syscon@1b000000 { label
431 compatible = "mediatek,mt7629-ethsys", "syscon";
445 <&ethsys CLK_ETH_ESW_EN>,
446 <&ethsys CLK_ETH_GP0_EN>,
447 <&ethsys CLK_ETH_GP1_EN>,
448 <&ethsys CLK_ETH_GP2_EN>,
449 <&ethsys CLK_ETH_FE_EN>,
471 mediatek,ethsys = <&ethsys>;
A Dmt2701.dtsi720 ethsys: syscon@1b000000 { label
721 compatible = "mediatek,mt2701-ethsys", "syscon";
734 <&ethsys CLK_ETHSYS_ESW>,
735 <&ethsys CLK_ETHSYS_GP1>,
736 <&ethsys CLK_ETHSYS_GP2>,
739 resets = <&ethsys MT2701_ETHSYS_FE_RST>,
740 <&ethsys MT2701_ETHSYS_GMAC_RST>,
741 <&ethsys MT2701_ETHSYS_PPE_RST>;
744 mediatek,ethsys = <&ethsys>;
A Dmt7623.dtsi940 ethsys: syscon@1b000000 { label
941 compatible = "mediatek,mt7623-ethsys",
942 "mediatek,mt2701-ethsys",
953 clocks = <&ethsys CLK_ETHSYS_HSDMA>;
968 <&ethsys CLK_ETHSYS_ESW>,
969 <&ethsys CLK_ETHSYS_GP1>,
970 <&ethsys CLK_ETHSYS_GP2>,
974 <&ethsys MT2701_ETHSYS_GMAC_RST>,
975 <&ethsys MT2701_ETHSYS_PPE_RST>;
978 mediatek,ethsys = <&ethsys>;
[all …]
A Dmt7623a-rfb-emmc.dts138 resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
A Dmt7623a-rfb-nand.dts142 resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
/linux-6.3-rc2/arch/arm64/boot/dts/mediatek/
A Dmt7986a.dtsi447 ethsys: syscon@15000000 { label
450 compatible = "mediatek,mt7986-ethsys",
504 clocks = <&ethsys CLK_ETH_FE_EN>,
505 <&ethsys CLK_ETH_GP2_EN>,
506 <&ethsys CLK_ETH_GP1_EN>,
507 <&ethsys CLK_ETH_WOCPU1_EN>,
508 <&ethsys CLK_ETH_WOCPU0_EN>,
529 mediatek,ethsys = <&ethsys>;
A Dmt7622.dtsi928 ethsys: syscon@1b000000 { label
929 compatible = "mediatek,mt7622-ethsys",
940 clocks = <&ethsys CLK_ETH_HSDMA_EN>;
976 <&ethsys CLK_ETH_ESW_EN>,
977 <&ethsys CLK_ETH_GP0_EN>,
978 <&ethsys CLK_ETH_GP1_EN>,
979 <&ethsys CLK_ETH_GP2_EN>,
991 mediatek,ethsys = <&ethsys>;
/linux-6.3-rc2/Documentation/devicetree/bindings/crypto/
A Dmediatek-crypto.txt22 clocks = <&ethsys CLK_ETHSYS_CRYPTO>;
/linux-6.3-rc2/Documentation/devicetree/bindings/dma/
A Dmtk-hsdma.txt27 clocks = <&ethsys CLK_ETHSYS_HSDMA>;
/linux-6.3-rc2/Documentation/devicetree/bindings/net/dsa/
A Dmediatek,mt7530.yaml140 ethsys.
348 resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
/linux-6.3-rc2/arch/mips/boot/dts/ralink/
A Dmt7621.dtsi316 mediatek,ethsys = <&sysc>;
/linux-6.3-rc2/drivers/clk/mediatek/
A DKconfig54 bool "Clock driver for MediaTek MT2701 ethsys"
57 This driver supports MediaTek MT2701 ethsys clocks.

Completed in 45 milliseconds