| /linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_pll.c | 101 if (*fb_div > fb_div_max) { in amdgpu_pll_get_fb_ref_div()
103 *fb_div = fb_div_max; in amdgpu_pll_get_fb_ref_div()
134 unsigned fb_div_min, fb_div_max, fb_div; in amdgpu_pll_compute() local
211 ref_div_max, &fb_div, &ref_div); in amdgpu_pll_compute()
226 &fb_div, &ref_div); in amdgpu_pll_compute()
235 if (fb_div < fb_div_min) { in amdgpu_pll_compute()
236 unsigned tmp = DIV_ROUND_UP(fb_div_min, fb_div); in amdgpu_pll_compute()
237 fb_div *= tmp; in amdgpu_pll_compute()
244 *fb_div_p = fb_div / 10; in amdgpu_pll_compute()
245 *frac_fb_div_p = fb_div % 10; in amdgpu_pll_compute()
[all …]
|
| A D | atombios_crtc.c | 582 u32 fb_div, in amdgpu_atombios_crtc_program_pll() argument
609 args.v1.usFbDiv = cpu_to_le16(fb_div); in amdgpu_atombios_crtc_program_pll()
619 args.v2.usFbDiv = cpu_to_le16(fb_div); in amdgpu_atombios_crtc_program_pll()
629 args.v3.usFbDiv = cpu_to_le16(fb_div); in amdgpu_atombios_crtc_program_pll()
646 args.v5.usFbDiv = cpu_to_le16(fb_div); in amdgpu_atombios_crtc_program_pll()
676 args.v6.usFbDiv = cpu_to_le16(fb_div); in amdgpu_atombios_crtc_program_pll()
825 u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0; in amdgpu_atombios_crtc_set_pll() local
854 &fb_div, &frac_fb_div, &ref_div, &post_div); in amdgpu_atombios_crtc_set_pll()
861 ref_div, fb_div, frac_fb_div, post_div, in amdgpu_atombios_crtc_set_pll()
867 u32 amount = (((fb_div * 10) + frac_fb_div) * in amdgpu_atombios_crtc_set_pll()
|
| A D | amdgpu_atombios.h | 41 u32 fb_div; member
66 u32 fb_div; member
|
| A D | si.c | 1731 uint64_t fb_div = (uint64_t)vco_freq * fb_factor; in si_calc_upll_dividers() local
1734 do_div(fb_div, ref_freq); in si_calc_upll_dividers()
1737 if (fb_div > fb_mask) in si_calc_upll_dividers()
1740 fb_div &= fb_mask; in si_calc_upll_dividers()
1759 *optimal_fb_div = fb_div; in si_calc_upll_dividers()
1777 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local
1795 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks()
1829 if (fb_div < 307200) in si_set_uvd_clocks()
1900 unsigned fb_div = 0, evclk_div = 0, ecclk_div = 0; in si_set_vce_clocks() local
1921 &fb_div, &evclk_div, &ecclk_div); in si_set_vce_clocks()
[all …]
|
| A D | atombios_crtc.h | 49 u32 fb_div,
|
| /linux-6.3-rc2/drivers/gpu/drm/radeon/ |
| A D | radeon_clocks.c | 46 fb_div = (fb_div >> RADEON_SPLL_FB_DIV_SHIFT) & RADEON_SPLL_FB_DIV_MASK; in radeon_legacy_get_engine_clock()
47 fb_div <<= 1; in radeon_legacy_get_engine_clock()
48 fb_div *= spll->reference_freq; in radeon_legacy_get_engine_clock()
56 sclk = fb_div / ref_div; in radeon_legacy_get_engine_clock()
76 fb_div = (fb_div >> RADEON_MPLL_FB_DIV_SHIFT) & RADEON_MPLL_FB_DIV_MASK; in radeon_legacy_get_memory_clock()
77 fb_div <<= 1; in radeon_legacy_get_memory_clock()
78 fb_div *= mpll->reference_freq; in radeon_legacy_get_memory_clock()
86 mclk = fb_div / ref_div; in radeon_legacy_get_memory_clock()
353 int *fb_div, int *post_div) in calc_eng_mem_clock() argument
379 *fb_div = req_clock & 0xff; in calc_eng_mem_clock()
[all …]
|
| A D | radeon_display.c | 928 unsigned *fb_div, unsigned *ref_div) in avivo_get_fb_ref_div() argument
938 if (*fb_div > fb_div_max) { in avivo_get_fb_ref_div()
940 *fb_div = fb_div_max; in avivo_get_fb_ref_div()
969 unsigned fb_div_min, fb_div_max, fb_div; in radeon_compute_pll_avivo() local
1049 ref_div_max, &fb_div, &ref_div); in radeon_compute_pll_avivo()
1064 &fb_div, &ref_div); in radeon_compute_pll_avivo()
1073 if (fb_div < fb_div_min) { in radeon_compute_pll_avivo()
1075 fb_div *= tmp; in radeon_compute_pll_avivo()
1082 *fb_div_p = fb_div / 10; in radeon_compute_pll_avivo()
1083 *frac_fb_div_p = fb_div % 10; in radeon_compute_pll_avivo()
[all …]
|
| A D | rs780_dpm.c | 88 r600_engine_clock_entry_set_feedback_divider(rdev, 0, dividers.fb_div); in rs780_initialize_dpm_power_state()
405 static void rs780_force_fbdiv(struct radeon_device *rdev, u32 fb_div) in rs780_force_fbdiv() argument
414 WREG32_P(FVTHROT_FBDIV_REG2, FORCED_FEEDBACK_DIV(fb_div), in rs780_force_fbdiv()
416 WREG32_P(FVTHROT_FBDIV_REG1, STARTING_FEEDBACK_DIV(fb_div), in rs780_force_fbdiv()
459 rs780_force_fbdiv(rdev, max_dividers.fb_div); in rs780_set_engine_clock_scaling()
461 if (max_dividers.fb_div > min_dividers.fb_div) { in rs780_set_engine_clock_scaling()
463 MIN_FEEDBACK_DIV(min_dividers.fb_div) | in rs780_set_engine_clock_scaling()
464 MAX_FEEDBACK_DIV(max_dividers.fb_div), in rs780_set_engine_clock_scaling()
1048 rs780_force_fbdiv(rdev, dividers.fb_div); in rs780_dpm_force_performance_level()
1055 rs780_force_fbdiv(rdev, dividers.fb_div); in rs780_dpm_force_performance_level()
|
| A D | radeon_uvd.c | 968 uint64_t fb_div = (uint64_t)vco_freq * fb_factor; in radeon_uvd_calc_upll_dividers() local
971 do_div(fb_div, ref_freq); in radeon_uvd_calc_upll_dividers()
974 if (fb_div > fb_mask) in radeon_uvd_calc_upll_dividers()
977 fb_div &= fb_mask; in radeon_uvd_calc_upll_dividers()
996 *optimal_fb_div = fb_div; in radeon_uvd_calc_upll_dividers()
|
| A D | atombios_crtc.c | 822 u32 fb_div, in atombios_crtc_program_pll() argument
849 args.v1.usFbDiv = cpu_to_le16(fb_div); in atombios_crtc_program_pll()
859 args.v2.usFbDiv = cpu_to_le16(fb_div); in atombios_crtc_program_pll()
869 args.v3.usFbDiv = cpu_to_le16(fb_div); in atombios_crtc_program_pll()
886 args.v5.usFbDiv = cpu_to_le16(fb_div); in atombios_crtc_program_pll()
915 args.v6.usFbDiv = cpu_to_le16(fb_div); in atombios_crtc_program_pll()
1094 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
1097 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
1100 &fb_div, &frac_fb_div, &ref_div, &post_div); in atombios_crtc_set_pll()
1107 ref_div, fb_div, frac_fb_div, post_div, in atombios_crtc_set_pll()
[all …]
|
| A D | rv730_dpm.c | 157 mpll_func_cntl_3 |= MPLL_FB_DIV(dividers.fb_div); in rv730_populate_mclk_value()
171 u32 clk_v = ss.percentage * dividers.fb_div / (clk_s * 10000); in rv730_populate_mclk_value()
|
| A D | rv770.c | 56 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in rv770_set_uvd_clocks() local
76 &fb_div, &vclk_div, &dclk_div); in rv770_set_uvd_clocks()
80 fb_div |= 1; in rv770_set_uvd_clocks()
110 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), in rv770_set_uvd_clocks()
|
| A D | radeon_mode.h | 559 u32 fb_div; member
584 u32 fb_div; member
|
| A D | radeon_legacy_crtc.c | 267 uint16_t fb_div) in radeon_compute_pll_gain() argument
274 vcoFreq = ((unsigned)ref_freq * fb_div) / ref_div; in radeon_compute_pll_gain()
|
| A D | ni_dpm.c | 2096 u32 fb_div; in ni_init_smc_spll_table() local
2117 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in ni_init_smc_spll_table()
2121 fb_div &= ~0x00001FFF; in ni_init_smc_spll_table()
2122 fb_div >>= 1; in ni_init_smc_spll_table()
2131 if (fb_div & ~(SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_MASK >> SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT)) in ni_init_smc_spll_table()
2140 …tmp = ((fb_div << SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) & SMC_NISLANDS_SPLL_DIV_TABLE_FBDIV_MAS… in ni_init_smc_spll_table()
|
| A D | si.c | 6992 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in si_set_uvd_clocks() local
7010 &fb_div, &vclk_div, &dclk_div); in si_set_uvd_clocks()
7039 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in si_set_uvd_clocks()
7044 if (fb_div < 307200) in si_set_uvd_clocks()
7504 unsigned fb_div = 0, evclk_div = 0, ecclk_div = 0; in si_set_vce_clocks() local
7525 &fb_div, &evclk_div, &ecclk_div); in si_set_vce_clocks()
7557 WREG32_SMC_P(CG_VCEPLL_FUNC_CNTL_3, VCEPLL_FB_DIV(fb_div), ~VCEPLL_FB_DIV_MASK); in si_set_vce_clocks()
|
| A D | r600.c | 205 unsigned fb_div = 0, ref_div, vclk_div = 0, dclk_div = 0; in r600_set_uvd_clocks() local
234 &fb_div, &vclk_div, &dclk_div); in r600_set_uvd_clocks()
239 fb_div >>= 1; in r600_set_uvd_clocks()
241 fb_div |= 1; in r600_set_uvd_clocks()
257 UPLL_FB_DIV(fb_div) | in r600_set_uvd_clocks()
|
| A D | si_dpm.c | 2831 u32 fb_div, p_div; in si_init_smc_spll_table() local
2851 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in si_init_smc_spll_table()
2855 fb_div &= ~0x00001FFF; in si_init_smc_spll_table()
2856 fb_div >>= 1; in si_init_smc_spll_table()
2861 if (fb_div & ~(SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT)) in si_init_smc_spll_table()
2871 …tmp = ((fb_div << SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MAS… in si_init_smc_spll_table()
|
| A D | rv6xx_dpm.c | 529 return ref_clock * ((dividers->fb_div & ~1) << fb_divider_scale) / in rv6xx_calculate_vco_frequency()
607 rv6xx_memory_clock_entry_set_feedback_divider(rdev, entry, dividers.fb_div); in rv6xx_program_mclk_stepping_entry()
|
| A D | evergreen.c | 1191 unsigned fb_div = 0, vclk_div = 0, dclk_div = 0; in evergreen_set_uvd_clocks() local
1210 &fb_div, &vclk_div, &dclk_div); in evergreen_set_uvd_clocks()
1237 WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div), ~UPLL_FB_DIV_MASK); in evergreen_set_uvd_clocks()
1242 if (fb_div < 307200) in evergreen_set_uvd_clocks()
|
| A D | radeon_atombios.c | 2857 dividers->fb_div = args.v1.ucFbDiv; in radeon_atom_get_clock_dividers()
2871 dividers->fb_div = le16_to_cpu(args.v2.usFbDiv); in radeon_atom_get_clock_dividers()
2878 dividers->enable_post_div = (dividers->fb_div & 1) ? true : false; in radeon_atom_get_clock_dividers()
|
| A D | ci_dpm.c | 3142 fbdiv = dividers.fb_div & 0x3FFFFFF; in ci_calculate_sclk_params()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_clock_source.c | 650 struct fixed31_32 fb_div; in calculate_ss() local
670 fb_div = dc_fixpt_from_fraction( in calculate_ss()
672 fb_div = dc_fixpt_add_int(fb_div, pll_settings->feedback_divider); in calculate_ss()
678 fb_div, dc_fixpt_from_fraction(ss_data->percentage, in calculate_ss()
|
| /linux-6.3-rc2/drivers/video/fbdev/aty/ |
| A D | radeon_base.c | 1539 int fb_div, pll_output_freq = 0; in radeon_calc_pll_regs() local
1628 fb_div = round_div(rinfo->pll.ref_div*pll_output_freq, in radeon_calc_pll_regs()
1631 regs->ppll_div_3 = fb_div | (post_div->bitvalue << 16); in radeon_calc_pll_regs()
1634 pr_debug("fb_div = 0x%x\n", fb_div); in radeon_calc_pll_regs()
|
| /linux-6.3-rc2/drivers/gpu/drm/amd/pm/legacy-dpm/ |
| A D | si_dpm.c | 2947 u32 fb_div, p_div; in si_init_smc_spll_table() local
2966 fb_div = (sclk_params.vCG_SPLL_FUNC_CNTL_3 & SPLL_FB_DIV_MASK) >> SPLL_FB_DIV_SHIFT; in si_init_smc_spll_table()
2970 fb_div &= ~0x00001FFF; in si_init_smc_spll_table()
2971 fb_div >>= 1; in si_init_smc_spll_table()
2976 if (fb_div & ~(SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT)) in si_init_smc_spll_table()
2986 …tmp = ((fb_div << SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MAS… in si_init_smc_spll_table()
|