Home
last modified time | relevance | path

Searched refs:i915_ggtt_offset (Results 1 – 25 of 38) sorted by relevance

12

/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_dsb.c242 i915_ggtt_offset(dsb->vma)); in intel_dsb_commit()
244 i915_ggtt_offset(dsb->vma) + tail); in intel_dsb_commit()
248 i915_ggtt_offset(dsb->vma), in intel_dsb_commit()
249 i915_ggtt_offset(dsb->vma) + tail); in intel_dsb_commit()
A Dintel_fbdev.c282 (unsigned long)(ggtt->gmadr.start + i915_ggtt_offset(vma)); in intelfb_create()
309 i915_ggtt_offset(vma)); in intelfb_create()
A Dintel_overlay.c848 iowrite32(i915_ggtt_offset(vma) + params->offset_Y, &regs->OBUF_0Y); in intel_overlay_do_put_image()
865 iowrite32(i915_ggtt_offset(vma) + params->offset_U, in intel_overlay_do_put_image()
867 iowrite32(i915_ggtt_offset(vma) + params->offset_V, in intel_overlay_do_put_image()
1366 overlay->flip_addr = i915_ggtt_offset(vma); in get_registers()
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/
A Dintel_lrc.c878 const u32 ggtt_offset = i915_ggtt_offset(wa_ctx->vma); in init_wa_bb_regs()
887 i915_ggtt_offset(wa_ctx->vma) + in init_wa_bb_regs()
1044 return i915_ggtt_offset(ce->state) + context_wa_bb_offset(ce); in lrc_indirect_bb()
1253 *cs++ = i915_ggtt_offset(ce->state) + LRC_STATE_OFFSET + in gen12_emit_timestamp_wa()
1281 *cs++ = i915_ggtt_offset(ce->state) + LRC_STATE_OFFSET + in gen12_emit_restore_scratch()
1297 *cs++ = i915_ggtt_offset(ce->state) + LRC_STATE_OFFSET + in gen12_emit_cmd_buf_wa()
1474 return i915_ggtt_offset(ce->state) | desc; in lrc_descriptor()
1487 regs[CTX_RING_START] = i915_ggtt_offset(ring->vma); in lrc_update_regs()
1530 if (regs[CTX_RING_START] != i915_ggtt_offset(ring->vma)) { in lrc_check_regs()
1534 i915_ggtt_offset(ring->vma)); in lrc_check_regs()
[all …]
A Dselftest_lrc.c81 i915_ggtt_offset(ce->engine->status_page.vma) + in emit_semaphore_signal()
445 *cs++ = i915_ggtt_offset(scratch) + RING_START_IDX * sizeof(u32); in __live_lrc_state()
448 expected[RING_START_IDX] = i915_ggtt_offset(ce->ring->vma); in __live_lrc_state()
452 *cs++ = i915_ggtt_offset(scratch) + RING_TAIL_IDX * sizeof(u32); in __live_lrc_state()
567 i915_ggtt_offset(ce->engine->status_page.vma) + in __gpr_read()
598 *cs++ = i915_ggtt_offset(scratch) + n * sizeof(u32); in __gpr_read()
740 i915_ggtt_offset(ce->engine->status_page.vma) + in create_timestamp()
1108 *cs++ = i915_ggtt_offset(ce->engine->status_page.vma) + in record_registers()
1241 *cs++ = i915_ggtt_offset(ce->engine->status_page.vma) + in poison_registers()
1588 *cs++ = i915_ggtt_offset(ce->state) + in emit_indirect_ctx_bb_canary()
A Dintel_timeline.c209 i915_ggtt_offset(tl->hwsp_ggtt) + in intel_timeline_pin()
317 tl->hwsp_offset = i915_ggtt_offset(tl->hwsp_ggtt) + next_ofs; in __intel_timeline_get_seqno()
354 *hwsp = i915_ggtt_offset(tl->hwsp_ggtt) + in intel_timeline_read_hwsp()
A Dintel_context_sseu.c27 offset = i915_ggtt_offset(ce->state) + in gen8_emit_rpcs_config()
A Dselftest_mocs.c234 offset = i915_ggtt_offset(vma); in check_mocs_engine()
239 offset -= i915_ggtt_offset(vma); in check_mocs_engine()
A Dintel_gt.h78 return i915_ggtt_offset(gt->scratch) + field; in intel_gt_scratch_offset()
A Dintel_ring_submission.c139 set_hwsp(engine, i915_ggtt_offset(engine->status_page.vma)); in ring_setup_status_page()
223 ENGINE_WRITE_FW(engine, RING_START, i915_ggtt_offset(ring->vma)); in xcs_resume()
271 i915_ggtt_offset(ring->vma)); in xcs_resume()
758 *cs++ = i915_ggtt_offset(engine->kernel_context->state) | in mi_set_context()
765 *cs++ = i915_ggtt_offset(ce->state) | flags; in mi_set_context()
A Dintel_renderstate.c89 so->batch_offset = i915_ggtt_offset(so->vma); in render_state_setup()
A Dselftest_timeline.c850 w->addr = i915_ggtt_offset(vma); in setup_watcher()
885 w->addr = i915_ggtt_offset(w->vma); in create_watcher()
899 GEM_BUG_ON(w->addr - i915_ggtt_offset(w->vma) > w->vma->size); in check_watcher()
912 end = (w->addr - i915_ggtt_offset(w->vma)) / sizeof(*w->map); in check_watcher()
A Dgen8_engine_cs.c336 return (i915_ggtt_offset(engine->status_page.vma) + in preempt_address()
664 return i915_ggtt_offset(rq->context->state) + in ccs_semaphore_offset()
A Dselftest_execlists.c835 *cs++ = i915_ggtt_offset(vma) + 4 * idx; in emit_semaphore_chain()
840 *cs++ = i915_ggtt_offset(vma) + 4 * (idx - 1); in emit_semaphore_chain()
909 *cs++ = i915_ggtt_offset(vma) + 4 * (idx - 1); in release_queue()
1054 i915_ggtt_offset(ce->engine->status_page.vma) + in create_rewinder()
1616 *cs++ = i915_ggtt_offset(vma); in live_busywait_preempt()
1627 *cs++ = i915_ggtt_offset(vma); in live_busywait_preempt()
1666 *cs++ = i915_ggtt_offset(vma); in live_busywait_preempt()
3225 *cs++ = i915_ggtt_offset(global); in preempt_user()
4242 *cs++ = i915_ggtt_offset(scratch) + n * sizeof(u32); in preserved_virtual_engine()
A Dselftest_engine_pm.c77 u32 offset = i915_ggtt_offset(engine->status_page.vma); in __measure_timestamps()
A Dintel_context.c263 i915_ggtt_offset(ce->ring->vma), in __intel_context_do_pin_ww()
A Dintel_ggtt_fencing.c225 fence->start = i915_ggtt_offset(vma); in fence_update()
/linux-6.3-rc2/drivers/gpu/drm/i915/gem/selftests/
A Di915_gem_coherency.c226 *cs++ = lower_32_bits(i915_ggtt_offset(vma) + offset); in gpu_set()
227 *cs++ = upper_32_bits(i915_ggtt_offset(vma) + offset); in gpu_set()
232 *cs++ = i915_ggtt_offset(vma) + offset; in gpu_set()
236 *cs++ = i915_ggtt_offset(vma) + offset; in gpu_set()
/linux-6.3-rc2/drivers/gpu/drm/i915/selftests/
A Di915_perf.c245 i915_ggtt_offset(stream->noa_wait), 0, in live_noa_delay()
352 i915_ggtt_offset(stream->noa_wait), 0, in live_noa_gpr()
378 *cs++ = i915_ggtt_offset(rq->engine->status_page.vma) + in live_noa_gpr()
/linux-6.3-rc2/drivers/gpu/drm/i915/
A Di915_perf.c470 u32 gtt_offset = i915_ggtt_offset(stream->oa_buffer.vma); in oa_buffer_check_unlocked()
660 u32 gtt_offset = i915_ggtt_offset(stream->oa_buffer.vma); in gen8_append_oa_reports()
953 u32 gtt_offset = i915_ggtt_offset(stream->oa_buffer.vma); in gen7_append_oa_reports()
1303 i915_ggtt_offset(scratch)); in gen12_guc_sw_ctx_id()
1475 stream->specific_ctx_id = i915_ggtt_offset(ce->state); in oa_get_render_ctx_id()
1620 u32 gtt_offset = i915_ggtt_offset(stream->oa_buffer.vma); in gen7_init_oa_buffer()
1666 u32 gtt_offset = i915_ggtt_offset(stream->oa_buffer.vma); in gen8_init_oa_buffer()
1997 *cs++ = i915_ggtt_offset(vma) + (ts0 - batch) * 4; in alloc_noa_wait()
2040 *cs++ = i915_ggtt_offset(vma) + (jump - batch) * 4; in alloc_noa_wait()
2165 *cs++ = i915_ggtt_offset(stream->noa_wait); in alloc_oa_config_buffer()
[all …]
A Di915_vma.h173 static inline u32 i915_ggtt_offset(const struct i915_vma *vma) in i915_ggtt_offset() function
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/uc/
A Dintel_gsc_fw.c35 u32 offset = i915_ggtt_offset(gsc->local); in emit_gsc_fw_load()
A Dintel_guc.h371 u32 offset = i915_ggtt_offset(vma); in intel_guc_ggtt_offset()
A Dintel_guc_submission.c2556 desc->process_desc = i915_ggtt_offset(ce->state) + in prepare_context_registration_info_v69()
2558 desc->wq_addr = i915_ggtt_offset(ce->state) + in prepare_context_registration_info_v69()
2629 wq_desc_offset = i915_ggtt_offset(ce->state) + in prepare_context_registration_info_v70()
2631 wq_base_offset = i915_ggtt_offset(ce->state) + in prepare_context_registration_info_v70()
2730 if (i915_ggtt_offset(ce->state) != in __guc_context_pin()
4065 i915_ggtt_offset(engine->status_page.vma)); in setup_hwsp()
5039 return i915_ggtt_offset(ce->state) + in get_children_go_addr()
5049 return i915_ggtt_offset(ce->state) + in get_children_join_addr()
/linux-6.3-rc2/drivers/gpu/drm/i915/gem/
A Di915_gem_tiling.c175 if (!IS_ALIGNED(i915_ggtt_offset(vma), alignment)) in i915_vma_fence_prepare()

Completed in 64 milliseconds

12