Home
last modified time | relevance | path

Searched refs:intel_de_posting_read (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_fdi.c364 intel_de_posting_read(dev_priv, reg); in intel_fdi_normal_train()
418 intel_de_posting_read(dev_priv, reg); in ilk_fdi_link_train()
454 intel_de_posting_read(dev_priv, reg); in ilk_fdi_link_train()
508 intel_de_posting_read(dev_priv, reg); in gen6_fdi_link_train()
537 intel_de_posting_read(dev_priv, reg); in gen6_fdi_link_train()
592 intel_de_posting_read(dev_priv, reg); in gen6_fdi_link_train()
654 intel_de_posting_read(dev_priv, reg); in ivb_manual_fdi_link_train()
951 intel_de_posting_read(dev_priv, reg); in ilk_fdi_pll_enable()
958 intel_de_posting_read(dev_priv, reg); in ilk_fdi_pll_enable()
990 intel_de_posting_read(dev_priv, reg); in ilk_fdi_pll_disable()
[all …]
A Dg4x_hdmi.c59 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in intel_hdmi_prepare()
177 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in g4x_hdmi_enable_port()
215 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in ibx_enable_hdmi()
217 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in ibx_enable_hdmi()
230 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in ibx_enable_hdmi()
237 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in ibx_enable_hdmi()
239 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in ibx_enable_hdmi()
284 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in cpt_enable_hdmi()
291 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in cpt_enable_hdmi()
331 intel_de_posting_read(dev_priv, intel_hdmi->hdmi_reg); in intel_disable_hdmi()
[all …]
A Dg4x_dp.c214 intel_de_posting_read(dev_priv, DP_A); in ilk_edp_pll_on()
229 intel_de_posting_read(dev_priv, DP_A); in ilk_edp_pll_on()
248 intel_de_posting_read(dev_priv, DP_A); in ilk_edp_pll_off()
430 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
434 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
454 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
458 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
583 intel_de_posting_read(dev_priv, intel_dp->output_reg); in cpt_set_link_train()
611 intel_de_posting_read(dev_priv, intel_dp->output_reg); in g4x_set_link_train()
635 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_enable_port()
[all …]
A Dintel_fifo_underrun.c104 intel_de_posting_read(dev_priv, reg); in i9xx_check_fifo_underruns()
124 intel_de_posting_read(dev_priv, reg); in i9xx_set_fifo_underrun_reporting()
157 intel_de_posting_read(dev_priv, GEN7_ERR_INT); in ivb_check_fifo_underruns()
245 intel_de_posting_read(dev_priv, SERR_INT); in cpt_check_pch_fifo_underruns()
A Dintel_pps.c145 intel_de_posting_read(dev_priv, intel_dp->output_reg); in vlv_power_sequencer_kick()
148 intel_de_posting_read(dev_priv, intel_dp->output_reg); in vlv_power_sequencer_kick()
750 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_vdd_on_unlocked()
820 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_vdd_off_sync_unlocked()
944 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_on_unlocked()
952 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_on_unlocked()
960 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_on_unlocked()
1007 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_off_unlocked()
1051 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_backlight_on()
1072 intel_de_posting_read(dev_priv, pp_ctrl_reg); in intel_pps_backlight_off()
[all …]
A Dintel_pch_refclk.c619 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
638 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
649 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
663 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
A Dintel_hdmi.c307 intel_de_posting_read(dev_priv, reg); in ibx_write_infoframe()
389 intel_de_posting_read(dev_priv, reg); in cpt_write_infoframe()
465 intel_de_posting_read(dev_priv, reg); in vlv_write_infoframe()
899 intel_de_posting_read(dev_priv, reg); in g4x_set_infoframes()
919 intel_de_posting_read(dev_priv, reg); in g4x_set_infoframes()
1071 intel_de_posting_read(dev_priv, reg); in ibx_set_infoframes()
1092 intel_de_posting_read(dev_priv, reg); in ibx_set_infoframes()
1128 intel_de_posting_read(dev_priv, reg); in cpt_set_infoframes()
1141 intel_de_posting_read(dev_priv, reg); in cpt_set_infoframes()
1199 intel_de_posting_read(dev_priv, reg); in vlv_set_infoframes()
[all …]
A Dintel_pipe_crc.c611 intel_de_posting_read(dev_priv, PIPE_CRC_CTL(pipe)); in intel_crtc_set_crc_source()
646 intel_de_posting_read(dev_priv, PIPE_CRC_CTL(pipe)); in intel_crtc_enable_pipe_crc()
661 intel_de_posting_read(dev_priv, PIPE_CRC_CTL(pipe)); in intel_crtc_disable_pipe_crc()
A Dintel_dkl_phy.c103 intel_de_posting_read(i915, DKL_REG_MMIO(reg)); in intel_dkl_phy_posting_read()
A Dintel_vga.c47 intel_de_posting_read(dev_priv, vga_reg); in intel_vga_disable()
A Dintel_de.h33 intel_de_posting_read(struct drm_i915_private *i915, i915_reg_t reg) in intel_de_posting_read() function
A Dintel_backlight.c518 intel_de_posting_read(i915, BLC_PWM_PCH_CTL1); in lpt_enable_backlight()
553 intel_de_posting_read(i915, BLC_PWM_CPU_CTL2); in pch_enable_backlight()
567 intel_de_posting_read(i915, BLC_PWM_PCH_CTL1); in pch_enable_backlight()
596 intel_de_posting_read(i915, BLC_PWM_CTL); in i9xx_enable_backlight()
639 intel_de_posting_read(i915, BLC_PWM_CTL2); in i965_enable_backlight()
671 intel_de_posting_read(i915, VLV_BLC_PWM_CTL2(pipe)); in vlv_enable_backlight()
718 intel_de_posting_read(i915, BXT_BLC_PWM_CTL(panel->backlight.controller)); in bxt_enable_backlight()
749 intel_de_posting_read(i915, BXT_BLC_PWM_CTL(panel->backlight.controller)); in cnp_enable_backlight()
A Dintel_dpll.c1574 intel_de_posting_read(dev_priv, DPLL(pipe)); in i9xx_enable_pll()
1592 intel_de_posting_read(dev_priv, DPLL(pipe)); in i9xx_enable_pll()
1723 intel_de_posting_read(dev_priv, DPLL(pipe)); in _vlv_enable_pll()
1753 intel_de_posting_read(dev_priv, DPLL_MD(pipe)); in vlv_enable_pll()
1925 intel_de_posting_read(dev_priv, DPLL_MD(pipe)); in chv_enable_pll()
1980 intel_de_posting_read(dev_priv, DPLL(pipe)); in vlv_disable_pll()
1997 intel_de_posting_read(dev_priv, DPLL(pipe)); in chv_disable_pll()
2023 intel_de_posting_read(dev_priv, DPLL(pipe)); in i9xx_disable_pll()
A Dintel_dpll_mgr.c489 intel_de_posting_read(dev_priv, PCH_DPLL(id)); in ibx_pch_dpll_enable()
498 intel_de_posting_read(dev_priv, PCH_DPLL(id)); in ibx_pch_dpll_enable()
508 intel_de_posting_read(dev_priv, PCH_DPLL(id)); in ibx_pch_dpll_disable()
595 intel_de_posting_read(dev_priv, WRPLL_CTL(id)); in hsw_ddi_wrpll_enable()
603 intel_de_posting_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_enable()
615 intel_de_posting_read(dev_priv, WRPLL_CTL(id)); in hsw_ddi_wrpll_disable()
633 intel_de_posting_read(dev_priv, SPLL_CTL); in hsw_ddi_spll_disable()
1251 intel_de_posting_read(dev_priv, DPLL_CTRL1); in skl_ddi_pll_write_ctrl1()
1264 intel_de_posting_read(dev_priv, regs[id].cfgcr1); in skl_ddi_pll_enable()
1290 intel_de_posting_read(dev_priv, regs[id].ctl); in skl_ddi_pll_disable()
[all …]
A Dhsw_ips.c76 intel_de_posting_read(i915, IPS_CTL); in hsw_ips_disable()
A Dintel_dvo.c193 intel_de_posting_read(i915, DVO(port)); in intel_disable_dvo()
210 intel_de_posting_read(i915, DVO(port)); in intel_enable_dvo()
A Dintel_crt.c489 intel_de_posting_read(dev_priv, crt->adpa_reg); in ilk_crt_detect_hotplug()
714 intel_de_posting_read(dev_priv, PIPECONF(pipe)); in intel_crt_load_detect()
951 intel_de_posting_read(dev_priv, crt->adpa_reg); in intel_crt_reset()
A Dintel_display_power.c1039 intel_de_posting_read(dev_priv, reg); in gen9_dbuf_slice_set()
1214 intel_de_posting_read(dev_priv, D_COMP_BDW); in hsw_write_dcomp()
1248 intel_de_posting_read(dev_priv, LCPLL_CTL); in hsw_disable_lcpll()
1266 intel_de_posting_read(dev_priv, LCPLL_CTL); in hsw_disable_lcpll()
1293 intel_de_posting_read(dev_priv, LCPLL_CTL); in hsw_restore_lcpll()
A Dintel_lvds.c324 intel_de_posting_read(dev_priv, lvds_encoder->reg); in intel_enable_lvds()
349 intel_de_posting_read(dev_priv, lvds_encoder->reg); in intel_disable_lvds()
A Dintel_gmbus.c306 intel_de_posting_read(i915, bus->gpio_reg); in set_clock()
323 intel_de_posting_read(i915, bus->gpio_reg); in set_data()
A Dicl_dsi.c377 intel_de_posting_read(dev_priv, ICL_DSI_ESC_CLK_DIV(port)); in gen11_dsi_program_esc_clk_div()
383 intel_de_posting_read(dev_priv, ICL_DPHY_ESC_CLK_DIV(port)); in gen11_dsi_program_esc_clk_div()
390 intel_de_posting_read(dev_priv, ADL_MIPIO_DW(port, 8)); in gen11_dsi_program_esc_clk_div()
712 intel_de_posting_read(dev_priv, ICL_DPCLKA_CFGCR0); in gen11_dsi_map_pll()
A Dvlv_dsi_pll.c551 intel_de_posting_read(dev_priv, BXT_DSI_PLL_CTL); in bxt_dsi_pll_enable()
A Dintel_ddi.c1447 intel_de_posting_read(dev_priv, DDI_BUF_CTL(port)); in hsw_set_signal_levels()
2228 intel_de_posting_read(dev_priv, dp_tp_ctl_reg(encoder, crtc_state)); in intel_ddi_disable_fec_state()
2919 intel_de_posting_read(dev_priv, reg); in intel_enable_ddi_hdmi()
3159 intel_de_posting_read(dev_priv, dp_tp_ctl_reg(encoder, crtc_state)); in intel_ddi_prepare_link_retrain()
3174 intel_de_posting_read(dev_priv, dp_tp_ctl_reg(encoder, crtc_state)); in intel_ddi_prepare_link_retrain()
3182 intel_de_posting_read(dev_priv, DDI_BUF_CTL(port)); in intel_ddi_prepare_link_retrain()
A Dintel_sdvo.c227 intel_de_posting_read(dev_priv, intel_sdvo->sdvo_reg); in intel_sdvo_write_sdvox()
234 intel_de_posting_read(dev_priv, intel_sdvo->sdvo_reg); in intel_sdvo_write_sdvox()
251 intel_de_posting_read(dev_priv, GEN3_SDVOB); in intel_sdvo_write_sdvox()
254 intel_de_posting_read(dev_priv, GEN3_SDVOC); in intel_sdvo_write_sdvox()
A Dintel_tv.c1632 intel_de_posting_read(dev_priv, TV_DAC); in intel_tv_detect_type()
1664 intel_de_posting_read(dev_priv, TV_CTL); in intel_tv_detect_type()

Completed in 115 milliseconds

12