/linux-6.3-rc2/drivers/gpu/drm/i915/ |
A D | intel_sbi.c | 30 intel_uncore_write_fw(uncore, SBI_ADDR, (u32)reg << 16); in intel_sbi_rw() 31 intel_uncore_write_fw(uncore, SBI_DATA, is_read ? 0 : *val); in intel_sbi_rw() 39 intel_uncore_write_fw(uncore, SBI_CTL_STAT, cmd | SBI_BUSY); in intel_sbi_rw()
|
A D | intel_pcode.c | 71 intel_uncore_write_fw(uncore, GEN6_PCODE_DATA, *val); in __snb_pcode_rw() 72 intel_uncore_write_fw(uncore, GEN6_PCODE_DATA1, val1 ? *val1 : 0); in __snb_pcode_rw() 73 intel_uncore_write_fw(uncore, in __snb_pcode_rw()
|
A D | vlv_sideband.c | 100 intel_uncore_write_fw(uncore, VLV_IOSF_ADDR, addr); in vlv_sideband_rw() 101 intel_uncore_write_fw(uncore, VLV_IOSF_DATA, is_read ? 0 : *val); in vlv_sideband_rw() 102 intel_uncore_write_fw(uncore, VLV_IOSF_DOORBELL_REQ, in vlv_sideband_rw()
|
A D | intel_uncore.h | 431 #define intel_uncore_write_fw(...) __raw_uncore_write32(__VA_ARGS__) macro 454 intel_uncore_write_fw(uncore, reg, val); in intel_uncore_rmw_fw()
|
A D | intel_pm.c | 2026 intel_uncore_write_fw(uncore, DSPARB, dsparb); in vlv_atomic_update_fifo() 2027 intel_uncore_write_fw(uncore, DSPARB2, dsparb2); in vlv_atomic_update_fifo() 2043 intel_uncore_write_fw(uncore, DSPARB, dsparb); in vlv_atomic_update_fifo() 2044 intel_uncore_write_fw(uncore, DSPARB2, dsparb2); in vlv_atomic_update_fifo() 2060 intel_uncore_write_fw(uncore, DSPARB3, dsparb3); in vlv_atomic_update_fifo() 2061 intel_uncore_write_fw(uncore, DSPARB2, dsparb2); in vlv_atomic_update_fifo()
|
A D | intel_uncore.c | 2746 intel_uncore_write_fw(uncore, GU_DEBUG, DRIVERFLR_STATUS); in driver_initiated_flr() 2759 intel_uncore_write_fw(uncore, GU_DEBUG, DRIVERFLR_STATUS); in driver_initiated_flr()
|
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/ |
A D | intel_gt_mcr.c | 263 intel_uncore_write_fw(uncore, MTL_MCR_SELECTOR, in rw_with_mcr_steering_fw() 291 intel_uncore_write_fw(uncore, GEN8_MCR_SELECTOR, mcr); in rw_with_mcr_steering_fw() 301 intel_uncore_write_fw(uncore, GEN8_MCR_SELECTOR, mcr); in rw_with_mcr_steering_fw() 307 intel_uncore_write_fw(uncore, mcr_reg_cast(reg), value); in rw_with_mcr_steering_fw() 316 intel_uncore_write_fw(uncore, MTL_MCR_SELECTOR, GEN11_MCR_MULTICAST); in rw_with_mcr_steering_fw() 318 intel_uncore_write_fw(uncore, GEN8_MCR_SELECTOR, old_mcr); in rw_with_mcr_steering_fw() 417 intel_uncore_write_fw(gt->uncore, MTL_STEER_SEMAPHORE, 0x1); in intel_gt_mcr_unlock() 480 intel_uncore_write_fw(gt->uncore, MTL_MCR_SELECTOR, GEN11_MCR_MULTICAST); in intel_gt_mcr_multicast_write() 509 intel_uncore_write_fw(gt->uncore, MTL_MCR_SELECTOR, GEN11_MCR_MULTICAST); in intel_gt_mcr_multicast_write_fw() 511 intel_uncore_write_fw(gt->uncore, mcr_reg_cast(reg), value); in intel_gt_mcr_multicast_write_fw()
|
A D | intel_rps.c | 68 intel_uncore_write_fw(uncore, reg, val); in set() 1222 intel_uncore_write_fw(uncore, GEN6_RC_VIDEO_FREQ, in gen9_rps_enable() 1236 intel_uncore_write_fw(uncore, GEN6_RC_VIDEO_FREQ, in gen8_rps_enable() 1239 intel_uncore_write_fw(uncore, GEN6_RP_IDLE_HYSTERSIS, 10); in gen8_rps_enable() 1252 intel_uncore_write_fw(uncore, GEN6_RP_IDLE_HYSTERSIS, 10); in gen6_rps_enable() 1331 intel_uncore_write_fw(uncore, GEN6_RP_UP_EI, 66000); in chv_rps_enable() 1332 intel_uncore_write_fw(uncore, GEN6_RP_DOWN_EI, 350000); in chv_rps_enable() 1337 intel_uncore_write_fw(uncore, GEN6_RP_CONTROL, in chv_rps_enable() 1434 intel_uncore_write_fw(uncore, GEN6_RP_UP_EI, 66000); in vlv_rps_enable() 1435 intel_uncore_write_fw(uncore, GEN6_RP_DOWN_EI, 350000); in vlv_rps_enable() [all …]
|
A D | intel_ggtt_fencing.c | 104 intel_uncore_write_fw(uncore, fence_reg_lo, 0); in i965_write_fence_reg() 107 intel_uncore_write_fw(uncore, fence_reg_hi, upper_32_bits(val)); in i965_write_fence_reg() 108 intel_uncore_write_fw(uncore, fence_reg_lo, lower_32_bits(val)); in i965_write_fence_reg() 142 intel_uncore_write_fw(uncore, reg, val); in i915_write_fence_reg() 167 intel_uncore_write_fw(uncore, reg, val); in i830_write_fence_reg()
|
A D | intel_reset.c | 239 intel_uncore_write_fw(uncore, ILK_GDSR, in ilk_do_reset() 250 intel_uncore_write_fw(uncore, ILK_GDSR, in ilk_do_reset() 262 intel_uncore_write_fw(uncore, ILK_GDSR, 0); in ilk_do_reset() 280 intel_uncore_write_fw(uncore, GEN6_GDRST, hw_domain_mask); in gen6_hw_domain_reset() 586 intel_uncore_write_fw(uncore, reg, _MASKED_BIT_ENABLE(request)); in gen8_engine_reset_prepare() 600 intel_uncore_write_fw(engine->uncore, in gen8_engine_reset_cancel()
|
A D | selftest_rps.c | 276 intel_uncore_write_fw(gt->uncore, GEN6_RP_CUR_UP_EI, 0); in live_rps_clock_interval() 279 intel_uncore_write_fw(gt->uncore, in live_rps_clock_interval() 281 intel_uncore_write_fw(gt->uncore, in live_rps_clock_interval() 284 intel_uncore_write_fw(gt->uncore, GEN6_RP_CONTROL, in live_rps_clock_interval() 320 intel_uncore_write_fw(gt->uncore, GEN6_RP_CONTROL, 0); in live_rps_clock_interval()
|
A D | intel_ggtt.c | 188 intel_uncore_write_fw(uncore, GFX_FLSH_CNTL_GEN6, GFX_FLSH_CNTL_EN); in gen6_ggtt_invalidate() 201 intel_uncore_write_fw(uncore, GFX_FLSH_CNTL_GEN6, GFX_FLSH_CNTL_EN); in gen8_ggtt_invalidate() 214 intel_uncore_write_fw(gt->uncore, in guc_ggtt_invalidate() 218 intel_uncore_write_fw(ggtt->vm.gt->uncore, in guc_ggtt_invalidate()
|
A D | intel_mocs.c | 563 intel_uncore_write_fw(uncore, _MMIO(addr + i * 4), mocs); in __init_mocs_table() 625 intel_uncore_write_fw(gt->uncore, GEN9_LNCFCMOCS(i), l3cc); in init_l3cc_table()
|
A D | intel_ring_submission.c | 112 intel_uncore_write_fw(engine->uncore, hwsp, offset); in set_hwsp() 1016 intel_uncore_write_fw(uncore, RING_PSMI_CTL(GEN6_BSD_RING_BASE), in gen6_bsd_submit_request() 1037 intel_uncore_write_fw(uncore, RING_PSMI_CTL(GEN6_BSD_RING_BASE), in gen6_bsd_submit_request()
|
A D | intel_gt.c | 1132 intel_uncore_write_fw(uncore, rb.reg, rb.bit); in mmio_invalidate_full() 1146 intel_uncore_write_fw(uncore, GEN12_OA_TLB_INV_CR, 1); in mmio_invalidate_full()
|
A D | intel_rc6.c | 58 intel_uncore_write_fw(uncore, reg, val); in set()
|
A D | intel_engine_cs.c | 1494 intel_uncore_write_fw(uncore, mode, _MASKED_BIT_ENABLE(STOP_RING)); in __intel_engine_stop_cs() 1503 intel_uncore_write_fw(uncore, RING_MODE_GEN7(engine->mmio_base), in __intel_engine_stop_cs()
|
A D | intel_workarounds.c | 1890 intel_uncore_write_fw(uncore, wa->reg, val); in wa_list_apply()
|
/linux-6.3-rc2/drivers/gpu/drm/i915/gvt/ |
A D | mmio_context.c | 386 intel_uncore_write_fw(uncore, reg, 0x1); in handle_tlb_pending_event() 435 intel_uncore_write_fw(uncore, offset, new_v); in switch_mocs() 453 intel_uncore_write_fw(uncore, l3_offset, new_v); in switch_mocs() 536 intel_uncore_write_fw(uncore, mmio->reg, new_v); in switch_mmio()
|
/linux-6.3-rc2/drivers/gpu/drm/i915/gt/uc/ |
A D | intel_uc_fw.c | 914 intel_uncore_write_fw(uncore, DMA_ADDR_0_LOW, lower_32_bits(offset)); in uc_fw_xfer() 915 intel_uncore_write_fw(uncore, DMA_ADDR_0_HIGH, upper_32_bits(offset)); in uc_fw_xfer() 918 intel_uncore_write_fw(uncore, DMA_ADDR_1_LOW, dst_offset); in uc_fw_xfer() 919 intel_uncore_write_fw(uncore, DMA_ADDR_1_HIGH, DMA_ADDRESS_SPACE_WOPCM); in uc_fw_xfer() 925 intel_uncore_write_fw(uncore, DMA_COPY_SIZE, in uc_fw_xfer() 929 intel_uncore_write_fw(uncore, DMA_CTRL, in uc_fw_xfer() 940 intel_uncore_write_fw(uncore, DMA_CTRL, _MASKED_BIT_DISABLE(dma_flags)); in uc_fw_xfer()
|
A D | intel_guc.c | 915 intel_uncore_write_fw(gt->uncore, GEN11_SOFT_SCRATCH(0), 0); in intel_guc_write_barrier()
|
/linux-6.3-rc2/drivers/gpu/drm/i915/display/ |
A D | intel_de.h | 111 intel_uncore_write_fw(&i915->uncore, reg, val); in intel_de_write_fw()
|