Home
last modified time | relevance | path

Searched refs:mg_pll_div0 (Results 1 – 4 of 4) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/i915/display/
A Dintel_dpll_mgr.h223 u32 mg_pll_div0; member
A Dintel_dpll_mgr.c2962 pll_state->mg_pll_div0 = DKL_PLL_DIV0_INTEG_COEFF(int_coeff) | in icl_calc_mg_pll_state()
2969 pll_state->mg_pll_div0 |= DKL_PLL_DIV0_AFC_STARTUP(val); in icl_calc_mg_pll_state()
2988 pll_state->mg_pll_div0 = in icl_calc_mg_pll_state()
3067 m1 = pll_state->mg_pll_div0 & DKL_PLL_DIV0_FBPREDIV_MASK; in icl_ddi_mg_pll_get_freq()
3069 m2_int = pll_state->mg_pll_div0 & DKL_PLL_DIV0_FBDIV_INT_MASK; in icl_ddi_mg_pll_get_freq()
3080 m2_int = pll_state->mg_pll_div0 & MG_PLL_DIV0_FBDIV_INT_MASK; in icl_ddi_mg_pll_get_freq()
3082 if (pll_state->mg_pll_div0 & MG_PLL_DIV0_FRACNEN_H) { in icl_ddi_mg_pll_get_freq()
3083 m2_frac = pll_state->mg_pll_div0 & in icl_ddi_mg_pll_get_freq()
3506 hw_state->mg_pll_div0 &= val; in dkl_pll_get_hw_state()
3734 hw_state->mg_pll_div0); in dkl_pll_write()
[all …]
A Dintel_display_debugfs.c967 pll->state.hw_state.mg_pll_div0); in i915_shared_dplls_info()
A Dintel_display.c5822 PIPE_CONF_CHECK_X(dpll_hw_state.mg_pll_div0); in intel_pipe_config_compare()

Completed in 28 milliseconds